JP4987231B2 - 熱伝導性基板パッケージ - Google Patents

熱伝導性基板パッケージ Download PDF

Info

Publication number
JP4987231B2
JP4987231B2 JP2004546238A JP2004546238A JP4987231B2 JP 4987231 B2 JP4987231 B2 JP 4987231B2 JP 2004546238 A JP2004546238 A JP 2004546238A JP 2004546238 A JP2004546238 A JP 2004546238A JP 4987231 B2 JP4987231 B2 JP 4987231B2
Authority
JP
Japan
Prior art keywords
substrate
integrated circuit
thermally conductive
conductive
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP2004546238A
Other languages
English (en)
Other versions
JP2006515712A (ja
Inventor
クリス、ワイランド
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Original Assignee
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Manufacturing Co TSMC Ltd filed Critical Taiwan Semiconductor Manufacturing Co TSMC Ltd
Publication of JP2006515712A publication Critical patent/JP2006515712A/ja
Application granted granted Critical
Publication of JP4987231B2 publication Critical patent/JP4987231B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49822Multilayer substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3733Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon having a heterogeneous or anisotropic structure, e.g. powder or fibres in a matrix, wire mesh, porous structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3737Organic materials with or without a thermoconductive filler
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0201Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203Cooling of mounted components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K7/00Constructional details common to different types of electric apparatus
    • H05K7/20Modifications to facilitate cooling, ventilating, or heating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433Auxiliary members in containers characterised by their shape, e.g. pistons
    • H01L23/4334Auxiliary members in encapsulations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12041LED
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/0313Organic insulating material
    • H05K1/0353Organic insulating material consisting of two or more materials, e.g. two or more polymers, polymer + filler, + reinforcement
    • H05K1/0366Organic insulating material consisting of two or more materials, e.g. two or more polymers, polymer + filler, + reinforcement reinforced, e.g. by fibres, fabrics
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01Dielectrics
    • H05K2201/0137Materials
    • H05K2201/0175Inorganic, non-metallic layer, e.g. resist or dielectric for printed capacitor
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S428/00Stock material or miscellaneous articles
    • Y10S428/901Printed circuit

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Thermal Sciences (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Structure Of Printed Boards (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Description

この発明は、集積回路のパッケージングに関し、特に、効果的に熱を伝える基板に関する。
高電流を引き出す回路は熱を発生し、それは消散されねばならない。米国特許6,121,680は熱フィン構造の使用を開示しており、これは集積回路の上部に固定されて熱を集積回路から熱フィン構造のフィン周囲の空気に消散させるものである。米国特許5,960,863は複数の重なり合うスクリーンプレートより成る消散ブロックの使用を教示しており、これは、熱が消散する集積回路に固定された熱伝導性ベースプレートにボルトで留められている。
米国特許5,309,321はワイヤメッシュを教示しており、これは、集積回路チップを入れるハウジングを形成する非導電性の熱硬化性又は熱可塑性材料に包み込まれている。米国特許5,500,555は集積回路チップを搭載する基板を教示しており、これは絶縁性プリプレグ材料と熱伝導性メッシュ又はスクリーンより成るサンドイッチ構造となっている。
各従来技術の実施形態は絶縁材料の層に頼っており、これは、集積回路の導電体から、又は集積回路装置が搭載される集積回路ボードの導電体から熱伝導性材料を分離するものである。各従来技術の実施形態は、集積回路から熱を消散させる多層(導体、非導体)構造を形成するために一つ又はそれ以上の処理工程を必要とする。さらには、各従来技術の実施形態においては、分離型熱消散構造を用いて集積回路から発生した熱を消散させている。
この発明の目的は、集積回路チップのような回路から熱を消散させるコスト的に効果的な手段を提供することである。この発明のさらなる目的は、回路から熱をプリント回路ボード上の複数のトレースに消散させる熱消散装置を提供することである。この発明のさらなる目的は、熱消散装置内の熱伝導性材料に起因する短絡のリスクを最小限に抑える熱消散装置を提供することである。
とりわけこれらの目的は熱伝導性材料の非導電性メッシュを含む基板材料を提供することにより達成される。このメッシュは非導電性なので、基板近傍のありとあらゆる回路トレースを接触させ、これら回路トレースを熱結合ヒートシンクとして用いことができる。好ましい実施形態では、基板において従来用いられている構造物ファイバーグラスメッシュの代わりに熱伝導性メッシュを用いるので、メッシュが二重構造的に且つ熱的に機能する。
この発明を図を参照して例を挙げてさらに詳細に説明する。図1はこの発明の熱伝導性基板を有する集積回路装置の例を示している。
ここに示すこの発明は、集積回路チップを搭載するために用いられる基板、そして、特に、ボールグリッド・アレイ中に集積回路を受け容れる基板を実例をとして用いる。この分野の当業者には明らかなように、この発明は、基板を用いる他の構造、又は、基板を他の構造に固定する他の技術に適用できるものである。同様に、この発明は、特に、より大きなヒートシンクに接触して置かれる基板に適しているが、基板自体がヒートシンク全体を形成してもよく、これは消散される熱量による。
図1は、例として熱伝導性基板130を有する集積回路装置100を示している。集積回路110が、この集積回路110と基板130との間に熱結合をもたらすダイ固定複合体120を介して基板130に固定されている。集積回路110とプリント回路ボード150上のトレース155との間の熱伝導性がボンディングワイヤ112、基板を通じたバイア(図示されない)、そしてハンダ玉140を介してもたらされる。
この発明に従って、基板130は、交互の層135a、135bで示されている熱伝導性であるが非導電性のメッシュ又はグリッド135を含んでいる。熱伝導性であるが非導電性のグリッドの例には酸化亜鉛、酸化タングステン、又は、陽極酸化アルミグリッドがある。基礎材料がワイヤに成形され、酸化されてワイヤ上に一体となった非導電性表面を形成し、そして、メッシュ又はグリッドに編み込まれる。これとは別に、基礎材料をグリッドパターンに成形又はスタンピングし、そして酸化又は他の処理により一体化非導電性表面を形成してもよい。さらに別の方法として、酸化した材料を織り上げるのは現実的ではないが、非導電性材料をメッシュ又はグリッドパターンに成形、スタンピング又は織り上げてもよい。
この発明の好ましい実施形態では、従来の基板で用いられているファイバーグラスメッシュの代わりにメッシュ135が用いられている。酸化亜鉛又は酸化タングステンのグリッドを用いるとファイバーグラスメッシュより効果的になる。亜鉛を用いると、ファイバーグラスに比べて熱伝導性が実質的に高くなることに加えて、ファイバーグラスよりもエポキシ及び銅に近い熱膨張係数が得られ、基板130とプリント回路ボード150上のトレース155との間の熱応力を低減できる。もしくは、タングステンを用いると、銅よりもシリコンに近い熱膨張係数が得られ、基板130と集積回路110との間の熱応力を低減でき、さらに、ファイバーグラスよりも熱伝導性が実質的に高くなる。
好ましい実施形態においては、バイア(図示しない)とグリッド135とが、グリッド135中のギャップにバイアが位置するように配されて、バイア位置においてグリッド135の酸化絶縁に穴があかないようにする。あるいは、基板内にバイア用の穴をあけたあとにグリッド/メッシュ135に酸化が生じて、グリッド/メッシュ135の露出した上部層及び下部層を絶縁し、さらに、各バイア穴内の如何なる露出金属をも絶縁する。
集積回路110又はプリント回路ボード150と従来の熱伝導性層との間に一つ又はそれ以上の別々の絶縁材料を用いる従来技術に比べ、この発明の開示では、より高い熱結合性をもたらす。何故ならば、この発明の熱伝導性層135は非導電性であり、これらの層は基板130の表面まで拡張され、熱生成装置110且つ又はヒートシンク構造150と直接又は間接的に接触する。例えば、銅の熱伝導性層を分離するのにプリプレグ材料層を用いる米国特許5,500,555に対し、酸化亜鉛又は酸化タングステンはプリプレグ材料よりも熱伝導性が実質的に高い。
上記記載は単にこの発明の原理を述べたに過ぎない。従って、当業者であれば、ここに明瞭に記載され又は示されていなくとも、この発明の原理を含み、各請求項の精神と範囲内で様々な態様を考案できることは明らかである。
この発明の熱伝導性基板を有する集積回路装置の例を示す図である。

Claims (8)

  1. 集積回路と該集積回路を搭載する基板とを備えた集積回路装置であって、前記基板は、 前記集積回路からの熱を伝えるように構成された熱伝導性且つ非導電性材料の少なくとも一つの層と、
    前記集積回路からプリント回路ボード上の複数のトレースへ電気的結合をもたらすように構成された複数のコンタクトを備え、
    前記基板が前記集積回路から前記プリント回路ボード上の前記複数のトレースへ電気的結合をもたらすように構成されており、
    前記熱伝導性且つ非導電性材料は酸化亜鉛材料、酸化タングステン材料、そして、陽極酸化アルミニウム材料の内の少なくとも一つを含むことを特徴とする集積回路装置。
  2. 前記複数のコンタクトは複数コンタクトのボールグリッド・アレイを含むことを特徴とする請求項1に記載の集積回路装置。
  3. 前記熱伝導性且つ非導電性材料の少なくとも一つの層が前記基板の表面を備えることを特徴とする請求項1に記載の集積回路装置。
  4. 前記熱伝導性且つ非導電性材料の少なくとも一つの層は、熱伝導性且つ非導電性材料の複数の隣接層を備え、該複数の隣接層の最初の層と最後の層が前記基板の第一の表面と第二の表面とを形成し、前記第一の表面の熱発生装置から前記基板の前記第二の表面のヒートシンク構造へ熱を伝えることを特徴とする請求項1に記載の集積回路装置。
  5. 電子回路からの熱を伝えるように構成された熱伝導性且つ非導電性材料の少なくとも一つの層を備え、前記電子回路を支持するための基板であって、該基板が前記電子回路からプリント回路ボード上の複数のトレースへ電気的結合をもたらすように構成されており、
    前記熱伝導性且つ非導電性材料は酸化亜鉛材料、酸化タングステン材料、そして、陽極酸化アルミニウム材料の内の少なくとも一つを含むことを特徴とする基板。
  6. 前記熱伝導性且つ非導電性材料の少なくとも一つの層が前記基板の表面を備えることを特徴とする請求項5に記載の基板。
  7. 前記熱伝導性且つ非導電性材料の少なくとも一つの層は、熱伝導性且つ非導電性材料の複数の隣接層を備え、該複数の隣接層の最初の層と最後の層が前記基板の第一の表面と第二の表面とを形成し、前記第一の表面の熱発生装置から前記基板の前記第二の表面のヒートシンク構造へ熱を伝えることを特徴とする請求項5に記載の基板。
  8. 集積回路からヒートシンクへ熱結合を促進する方法であって、
    前記集積回路から熱を伝えるように構成された熱伝導性且つ非導電性材料の少なくとも一つの層を含む基板を準備し、
    前記集積回路が前記少なくとも一つの層に熱的に接触するように前記集積回路を前記基板上に搭載し、
    前記集積回路からプリント回路ボード上の複数のトレースへ電気的結合をもたらすように構成された複数のコンタクトを設け、
    前記基板が前記集積回路から前記プリント回路ボード上の前記複数のトレースへ電気的結合をもたらす工程を備え、
    前記熱伝導性且つ非導電性材料は酸化亜鉛材料、酸化タングステン材料、そして、陽極酸化アルミニウム材料の内の少なくとも一つを含むことを特徴とする方法。
JP2004546238A 2002-10-24 2003-10-04 熱伝導性基板パッケージ Expired - Lifetime JP4987231B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/279,703 2002-10-24
US10/279,703 US6778398B2 (en) 2002-10-24 2002-10-24 Thermal-conductive substrate package
PCT/IB2003/004370 WO2004038795A2 (en) 2002-10-24 2003-10-04 Thermal-conductive substrate package

Publications (2)

Publication Number Publication Date
JP2006515712A JP2006515712A (ja) 2006-06-01
JP4987231B2 true JP4987231B2 (ja) 2012-07-25

Family

ID=32106785

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004546238A Expired - Lifetime JP4987231B2 (ja) 2002-10-24 2003-10-04 熱伝導性基板パッケージ

Country Status (8)

Country Link
US (1) US6778398B2 (ja)
EP (1) EP1556897A2 (ja)
JP (1) JP4987231B2 (ja)
KR (1) KR101008772B1 (ja)
CN (1) CN100423242C (ja)
AU (1) AU2003267719A1 (ja)
TW (1) TWI319222B (ja)
WO (1) WO2004038795A2 (ja)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6004835A (en) * 1997-04-25 1999-12-21 Micron Technology, Inc. Method of forming integrated circuitry, conductive lines, a conductive grid, a conductive network, an electrical interconnection to anode location and an electrical interconnection with a transistor source/drain region
TWI290612B (en) * 2003-11-27 2007-12-01 Lg Cable Ltd Flat plate heat transfer device
KR100581115B1 (ko) * 2003-12-16 2006-05-16 엘에스전선 주식회사 판형 열전달 장치 및 그 제조 방법
US7549460B2 (en) * 2004-04-02 2009-06-23 Adaptivenergy, Llc Thermal transfer devices with fluid-porous thermally conductive core
US20050224212A1 (en) * 2004-04-02 2005-10-13 Par Technologies, Llc Diffusion bonded wire mesh heat sink
US8319313B1 (en) 2004-10-26 2012-11-27 Marvell Israel (M.I.S.L) Ltd. Circuits, systems, and methods for reducing effects of cross talk in I/O lines and wire bonds
JP4450751B2 (ja) * 2005-03-17 2010-04-14 富士通株式会社 メッシュモデル作成方法、シミュレーション装置及びプログラム
US7456655B1 (en) 2005-05-16 2008-11-25 Marvell Israel (Misl) Ltd. System and process for overcoming wire-bond originated cross-talk
US20080084671A1 (en) * 2006-10-10 2008-04-10 Ronnie Dean Stahlhut Electrical circuit assembly for high-power electronics
US7903417B2 (en) 2006-10-10 2011-03-08 Deere & Company Electrical circuit assembly for high-power electronics
US8705237B2 (en) 2011-06-01 2014-04-22 Honeywell International Inc. Thermally conductive and electrically insulative card guide
KR102103375B1 (ko) 2013-06-18 2020-04-22 삼성전자주식회사 반도체 패키지
JP2019527566A (ja) * 2016-05-13 2019-10-03 スミス アンド ネフュー ピーエルシーSmith & Nephew Public Limited Company センサが使用可能な創傷監視および治療装置
TWI669029B (zh) * 2016-11-11 2019-08-11 日商京瓷股份有限公司 Package for mounting an electric component, array package, and electrical device
CN111093726B (zh) 2017-08-10 2023-11-17 史密夫及内修公开有限公司 实施传感器的伤口监测或治疗的传感器定位

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3694699A (en) * 1970-03-30 1972-09-26 Nat Beryllia Corp Ceramic based substrates for electronic circuits with improved heat dissipating properties and circuits including the same
SE437207B (sv) * 1983-12-13 1985-02-11 Rolf Dahlberg Monsterkort med berande stomme i form av vermeavledande metallplatta
JPH046907Y2 (ja) * 1986-01-29 1992-02-25
JPS6465895A (en) * 1987-09-07 1989-03-13 Hitachi Cable Mesh-shaped metal core substrate
US5066368A (en) 1990-08-17 1991-11-19 Olin Corporation Process for producing black integrally colored anodized aluminum components
JP2965271B2 (ja) * 1991-06-27 1999-10-18 昭和アルミニウム株式会社 半導体用アルミニウム基板
JPH05235567A (ja) * 1992-02-24 1993-09-10 Sanyo Electric Co Ltd 混成集積回路装置
JP2936033B2 (ja) 1992-06-17 1999-08-23 キヤノン株式会社 太陽電池
US5309321A (en) 1992-09-22 1994-05-03 Microelectronics And Computer Technology Corporation Thermally conductive screen mesh for encapsulated integrated circuit packages
US5500555A (en) 1994-04-11 1996-03-19 Lsi Logic Corporation Multi-layer semiconductor package substrate with thermally-conductive prepeg layer
JPH0888450A (ja) * 1994-09-16 1996-04-02 Toshiba Corp 回路基板
US5687062A (en) * 1996-02-20 1997-11-11 Heat Technology, Inc. High-thermal conductivity circuit board
US5929375A (en) * 1996-05-10 1999-07-27 Ford Motor Company EMI protection and CTE control of three-dimensional circuitized substrates
JPH104260A (ja) * 1996-06-14 1998-01-06 Chichibu Onoda Cement Corp アルミニウム放熱基板の製造方法
US5847929A (en) * 1996-06-28 1998-12-08 International Business Machines Corporation Attaching heat sinks directly to flip chips and ceramic chip carriers
JP3323074B2 (ja) * 1996-08-28 2002-09-09 京セラ株式会社 配線基板、半導体素子収納用パッケージおよびその実装構造
US5960863A (en) 1998-01-07 1999-10-05 Hua; Hsu Mei Dissipating device for computer chips
JP3681542B2 (ja) * 1998-07-01 2005-08-10 富士通株式会社 プリント回路基板および多段バンプ用中継基板
JP2000100999A (ja) * 1998-09-24 2000-04-07 Ngk Spark Plug Co Ltd 中継基板
JP3031363B1 (ja) * 1998-10-19 2000-04-10 住友金属工業株式会社 金属ベース基板および半導体装置とその製造方法
IL128200A (en) * 1999-01-24 2003-11-23 Amitec Advanced Multilayer Int Chip carrier substrate
US6121680A (en) 1999-02-16 2000-09-19 Intel Corporation Mesh structure to avoid thermal grease pump-out in integrated circuit heat sink attachments
JP2000273196A (ja) * 1999-03-24 2000-10-03 Polymatech Co Ltd 熱伝導性樹脂基板および半導体パッケージ
JP2001060747A (ja) * 1999-08-23 2001-03-06 Sony Corp プリント配線板及び層間シートの製造方法
US6459582B1 (en) * 2000-07-19 2002-10-01 Fujitsu Limited Heatsink apparatus for de-coupling clamping forces on an integrated circuit package
US6469381B1 (en) * 2000-09-29 2002-10-22 Intel Corporation Carbon-carbon and/or metal-carbon fiber composite heat spreader
US6660811B2 (en) * 2001-01-30 2003-12-09 Dainippon Ink And Chemicals, Inc. Epoxy resin composition and curing product thereof
FR2860109A1 (fr) * 2003-09-22 2005-03-25 Thomson Licensing Sa Recepteur incluant une compensation de linearite dans la bande de reception

Also Published As

Publication number Publication date
KR20050073571A (ko) 2005-07-14
TWI319222B (en) 2010-01-01
AU2003267719A1 (en) 2004-05-13
US6778398B2 (en) 2004-08-17
EP1556897A2 (en) 2005-07-27
TW200423345A (en) 2004-11-01
CN100423242C (zh) 2008-10-01
WO2004038795A2 (en) 2004-05-06
JP2006515712A (ja) 2006-06-01
US20040080915A1 (en) 2004-04-29
WO2004038795A3 (en) 2004-07-22
KR101008772B1 (ko) 2011-01-14
CN1708848A (zh) 2005-12-14

Similar Documents

Publication Publication Date Title
JP4987231B2 (ja) 熱伝導性基板パッケージ
CN100417310C (zh) 具有散热元件的印刷电路板,其制作方法和包含它的器件
US6243269B1 (en) Centralized cooling interconnect for electronic packages
US6728106B2 (en) Heat dissipation structure of integrated circuit (IC)
JPH0917919A (ja) 半導体装置
US8619428B2 (en) Electronic package structure
KR20070020301A (ko) 하부 방열판
KR100769527B1 (ko) 임베디드 인쇄회로기판 및 그 제조방법
CN110767619A (zh) 芯片封装的方法、芯片和芯片封装组件
CN107708286B (zh) 印刷电路板组件
JP2004214548A (ja) 部品内蔵基板型モジュール、それを搭載した基板、部品内蔵基板型モジュールの製造方法、および部品内蔵基板型モジュールを搭載した基板の製造方法
CN111031687A (zh) 制备散热电路板的方法
KR20060105403A (ko) 혼성회로와 복합기판을 가지는 패키지 구조물
US6483706B2 (en) Heat dissipation for electronic components
JPH07106721A (ja) プリント回路板及びその放熱方法
JPH1197576A (ja) 半導体装置
JP2002151634A (ja) 基板放熱装置
JPH065994A (ja) 多層プリント配線板
US7208827B2 (en) Encasing arrangement for a semiconductor component
JP2001244667A (ja) 電子回路装置
KR20110057712A (ko) 방열 기판 및 그 제조방법
JP2919313B2 (ja) プリント配線基板及びその実装方法
JPH0613529A (ja) 半導体装置
JPH09260796A (ja) 放熱構造プリント基板
JP2007043011A (ja) 電子機器の放熱構造

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20061002

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20080703

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20090422

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090519

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090609

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090909

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100409

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110311

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110613

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110715

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120228

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120302

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120327

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120425

R150 Certificate of patent or registration of utility model

Ref document number: 4987231

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150511

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term