JP4939757B2 - Idラベル、idタグ及びidカード - Google Patents

Idラベル、idタグ及びidカード Download PDF

Info

Publication number
JP4939757B2
JP4939757B2 JP2005018817A JP2005018817A JP4939757B2 JP 4939757 B2 JP4939757 B2 JP 4939757B2 JP 2005018817 A JP2005018817 A JP 2005018817A JP 2005018817 A JP2005018817 A JP 2005018817A JP 4939757 B2 JP4939757 B2 JP 4939757B2
Authority
JP
Japan
Prior art keywords
antenna
thin film
integrated circuit
label
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2005018817A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005251176A5 (enExample
JP2005251176A (ja
Inventor
康行 荒井
麻衣 秋葉
祐子 舘村
洋平 神野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to JP2005018817A priority Critical patent/JP4939757B2/ja
Publication of JP2005251176A publication Critical patent/JP2005251176A/ja
Publication of JP2005251176A5 publication Critical patent/JP2005251176A5/ja
Application granted granted Critical
Publication of JP4939757B2 publication Critical patent/JP4939757B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
JP2005018817A 2004-02-04 2005-01-26 Idラベル、idタグ及びidカード Expired - Fee Related JP4939757B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005018817A JP4939757B2 (ja) 2004-02-04 2005-01-26 Idラベル、idタグ及びidカード

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2004027699 2004-02-04
JP2004027699 2004-02-04
JP2005018817A JP4939757B2 (ja) 2004-02-04 2005-01-26 Idラベル、idタグ及びidカード

Publications (3)

Publication Number Publication Date
JP2005251176A JP2005251176A (ja) 2005-09-15
JP2005251176A5 JP2005251176A5 (enExample) 2008-02-14
JP4939757B2 true JP4939757B2 (ja) 2012-05-30

Family

ID=35031549

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005018817A Expired - Fee Related JP4939757B2 (ja) 2004-02-04 2005-01-26 Idラベル、idタグ及びidカード

Country Status (1)

Country Link
JP (1) JP4939757B2 (enExample)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7727859B2 (en) 2005-06-30 2010-06-01 Semiconductor Energy Laboratory Co., Ltd Semiconductor device and manufacturing method thereof
JP5127167B2 (ja) * 2005-06-30 2013-01-23 株式会社半導体エネルギー研究所 半導体装置及びその作製方法
JP4640221B2 (ja) 2006-03-10 2011-03-02 セイコーエプソン株式会社 インクカートリッジ及びプリンタ
JP4661643B2 (ja) 2006-03-13 2011-03-30 セイコーエプソン株式会社 半導体装置、インクカートリッジ及び電子機器
JP5196389B2 (ja) * 2006-03-23 2013-05-15 大阪シーリング印刷株式会社 Rfidラベル及びrfidラベルの製造方法
JP2008236705A (ja) * 2006-08-09 2008-10-02 Daido Steel Co Ltd 超広帯域通信用アンテナ
EP1970951A3 (en) * 2007-03-13 2009-05-06 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
WO2009131132A1 (en) * 2008-04-25 2009-10-29 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
JP5351201B2 (ja) * 2011-03-25 2013-11-27 株式会社東芝 不揮発性半導体記憶装置及びその製造方法
US10977540B2 (en) 2016-07-27 2021-04-13 Composecure, Llc RFID device
US10762412B2 (en) 2018-01-30 2020-09-01 Composecure, Llc DI capacitive embedded metal card
MX2020004012A (es) 2017-10-18 2020-09-25 Composecure Llc Tarjeta de transacción de metal, cerámica o recubierta con cerámica con ventana o patrón de ventana y retroiluminación opcional.
JP7136448B2 (ja) * 2018-11-22 2022-09-13 パイクリスタル株式会社 プロセスユニット並びに電子タグ及びその製造方法
CN113906444A (zh) * 2019-05-31 2022-01-07 安全创造有限责任公司 Rfid装置
US20230146326A1 (en) * 2020-02-26 2023-05-11 Avery Dennison Retail Information Services Llc Rfid security label for packaging

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2970411B2 (ja) * 1993-08-04 1999-11-02 株式会社日立製作所 半導体装置
JPH1044655A (ja) * 1996-07-30 1998-02-17 Toppan Printing Co Ltd Icカードおよびicカードの製造方法
JP2001175829A (ja) * 1999-10-08 2001-06-29 Dainippon Printing Co Ltd 非接触式データキャリアおよびicチップ
JP4620237B2 (ja) * 2000-10-18 2011-01-26 大日本印刷株式会社 防湿耐水性仕様非接触データキャリア
JP2002366917A (ja) * 2001-06-07 2002-12-20 Hitachi Ltd アンテナを内蔵するicカード
JP2003069238A (ja) * 2001-08-29 2003-03-07 Kyocera Corp 絶縁フィルムおよびこれを用いた多層配線基板

Also Published As

Publication number Publication date
JP2005251176A (ja) 2005-09-15

Similar Documents

Publication Publication Date Title
KR101217109B1 (ko) 아이디 라벨, 아이디 태그 및 아이디 카드
US8136735B2 (en) ID label, ID card, and ID tag
KR101207442B1 (ko) 박막 집적회로장치의 제조방법, 비접촉형 박막 집적회로장치 및 그 제조 방법, 비접촉형 박막 집적회로 장치를 가지는 아이디 태그 및 동전
JP6968214B2 (ja) 半導体装置
US7271076B2 (en) Manufacturing method of thin film integrated circuit device and manufacturing method of non-contact type thin film integrated circuit device
JP4942998B2 (ja) 半導体装置及び半導体装置の作製方法
CN101154823B (zh) 无线蓄电装置、具备它的半导体装置及其工作方法
JP4939757B2 (ja) Idラベル、idタグ及びidカード
CN1947132B (zh) 产品管理系统及方法
JP2007272882A (ja) 半導体装置及びその動作方法
JP4776941B2 (ja) 半導体装置の製造方法、icカード、icタグ、rfid、トランスポンダ、紙幣、有価証券、パスポート、電子機器、バッグ及び衣類
JP4912586B2 (ja) 薄膜集積回路装置の作製方法
JP4761779B2 (ja) Idラベル、idカード、idタグ、及び物品
JP4836465B2 (ja) 薄膜集積回路の作製方法及び薄膜集積回路用素子基板
JP5110766B2 (ja) 薄膜集積回路装置の作製方法及び非接触型薄膜集積回路装置の作製方法
JP2005322899A (ja) リミッタ及び該リミッタを用いた半導体装置
JP4727280B2 (ja) 商品管理システム

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20071225

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20071225

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110114

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110118

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110920

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111007

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120221

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120227

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150302

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150302

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees