JP4909894B2 - 不揮発性半導体記憶装置およびその製造方法 - Google Patents

不揮発性半導体記憶装置およびその製造方法 Download PDF

Info

Publication number
JP4909894B2
JP4909894B2 JP2007520081A JP2007520081A JP4909894B2 JP 4909894 B2 JP4909894 B2 JP 4909894B2 JP 2007520081 A JP2007520081 A JP 2007520081A JP 2007520081 A JP2007520081 A JP 2007520081A JP 4909894 B2 JP4909894 B2 JP 4909894B2
Authority
JP
Japan
Prior art keywords
floating gate
memory device
semiconductor memory
semiconductor layer
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2007520081A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2006132158A1 (ja
Inventor
富士雄 舛岡
卓也 大場
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP2007520081A priority Critical patent/JP4909894B2/ja
Publication of JPWO2006132158A1 publication Critical patent/JPWO2006132158A1/ja
Application granted granted Critical
Publication of JP4909894B2 publication Critical patent/JP4909894B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42324Gate electrodes for transistors with a floating gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/401Multistep manufacturing processes
    • H01L29/4011Multistep manufacturing processes for data storage electrodes
    • H01L29/40114Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66825Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a floating gate

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)
JP2007520081A 2005-06-10 2006-06-02 不揮発性半導体記憶装置およびその製造方法 Expired - Fee Related JP4909894B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007520081A JP4909894B2 (ja) 2005-06-10 2006-06-02 不揮発性半導体記憶装置およびその製造方法

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2005171361 2005-06-10
JP2005171361 2005-06-10
PCT/JP2006/311122 WO2006132158A1 (ja) 2005-06-10 2006-06-02 不揮発性半導体記憶装置およびその製造方法
JP2007520081A JP4909894B2 (ja) 2005-06-10 2006-06-02 不揮発性半導体記憶装置およびその製造方法

Publications (2)

Publication Number Publication Date
JPWO2006132158A1 JPWO2006132158A1 (ja) 2009-01-08
JP4909894B2 true JP4909894B2 (ja) 2012-04-04

Family

ID=37498358

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007520081A Expired - Fee Related JP4909894B2 (ja) 2005-06-10 2006-06-02 不揮発性半導体記憶装置およびその製造方法

Country Status (3)

Country Link
JP (1) JP4909894B2 (ko)
TW (1) TW200721395A (ko)
WO (1) WO2006132158A1 (ko)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101689547B (zh) * 2007-05-24 2012-06-27 独立行政法人产业技术综合研究所 存储元件及其读取方法
JP5388600B2 (ja) * 2009-01-22 2014-01-15 株式会社東芝 不揮発性半導体記憶装置の製造方法
KR101884296B1 (ko) 2010-05-14 2018-08-01 고쿠리츠다이가쿠호진 도호쿠다이가쿠 반도체 집적 회로와 그 제조 방법
US8803214B2 (en) 2010-06-28 2014-08-12 Micron Technology, Inc. Three dimensional memory and methods of forming the same
JP5209677B2 (ja) 2010-07-29 2013-06-12 ユニサンティス エレクトロニクス シンガポール プライベート リミテッド 不揮発性半導体メモリトランジスタ、および、不揮発性半導体メモリの製造方法
US8759895B2 (en) 2011-02-25 2014-06-24 Micron Technology, Inc. Semiconductor charge storage apparatus and methods
WO2014038058A1 (ja) * 2012-09-07 2014-03-13 ユニサンティス エレクトロニクス シンガポール プライベート リミテッド 半導体装置、および、半導体装置の製造方法
US9041092B2 (en) 2012-09-07 2015-05-26 Unisantis Electronics Singapore Pte. Ltd. Semiconductor device and method for producing the same
US8946807B2 (en) 2013-01-24 2015-02-03 Micron Technology, Inc. 3D memory
US9184175B2 (en) 2013-03-15 2015-11-10 Micron Technology, Inc. Floating gate memory cells in vertical memory
US9064970B2 (en) 2013-03-15 2015-06-23 Micron Technology, Inc. Memory including blocking dielectric in etch stop tier
US9276011B2 (en) 2013-03-15 2016-03-01 Micron Technology, Inc. Cell pillar structures and integrated flows
US9437604B2 (en) 2013-11-01 2016-09-06 Micron Technology, Inc. Methods and apparatuses having strings of memory cells including a metal source
CN107534046B (zh) 2015-03-02 2020-09-08 东芝存储器株式会社 半导体存储装置及其制造方法
TWI608596B (zh) * 2016-08-22 2017-12-11 旺宏電子股份有限公司 具有可交換閘極/通道之電晶體的記憶體元件與其製造方法
US10312239B2 (en) * 2017-03-16 2019-06-04 Toshiba Memory Corporation Semiconductor memory including semiconductor oxie

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0214582A (ja) * 1988-06-30 1990-01-18 Mitsubishi Electric Corp 半導体記憶装置
JPH1174382A (ja) * 1997-08-29 1999-03-16 Nec Corp 不揮発性半導体記憶装置
JP2001257276A (ja) * 2000-03-10 2001-09-21 Oki Electric Ind Co Ltd 不揮発性メモリ

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19600307C1 (de) * 1996-01-05 1998-01-08 Siemens Ag Hochintegrierter Halbleiterspeicher und Verfahren zur Herstellung des Halbleiterspeichers
JP2005311251A (ja) * 2004-04-26 2005-11-04 Fujio Masuoka 半導体記憶装置及びその製造方法、それを備えてなる携帯電子機器

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0214582A (ja) * 1988-06-30 1990-01-18 Mitsubishi Electric Corp 半導体記憶装置
JPH1174382A (ja) * 1997-08-29 1999-03-16 Nec Corp 不揮発性半導体記憶装置
JP2001257276A (ja) * 2000-03-10 2001-09-21 Oki Electric Ind Co Ltd 不揮発性メモリ

Also Published As

Publication number Publication date
TWI302365B (ko) 2008-10-21
JPWO2006132158A1 (ja) 2009-01-08
TW200721395A (en) 2007-06-01
WO2006132158A1 (ja) 2006-12-14

Similar Documents

Publication Publication Date Title
JP4909894B2 (ja) 不揮発性半導体記憶装置およびその製造方法
US10014317B2 (en) Three-dimensional non-volatile NOR-type flash memory
CN107123649B (zh) 用于制造半导体器件的方法
US9286988B2 (en) Nonvolatile memory device and operating method thereof
US7211858B2 (en) Split gate storage device including a horizontal first gate and a vertical second gate in a trench
US8980712B2 (en) 3D non-volatile memory device and method for fabricating the same
JP5985293B2 (ja) 半導体装置および半導体装置の製造方法
US7851846B2 (en) Non-volatile memory cell with buried select gate, and method of making same
KR100674958B1 (ko) 자기 정렬된 콘트롤 게이트를 갖는 스플릿 타입 플래쉬 메모리 소자 및 그 제조방법
US8148768B2 (en) Non-volatile memory cell with self aligned floating and erase gates, and method of making same
US9230971B2 (en) NAND string containing self-aligned control gate sidewall cladding
US20130161717A1 (en) Non-volatile memory device and method for fabricating the same
US20070205459A1 (en) Nonvolatile memory devices and methods of forming the same
JP4955203B2 (ja) 不揮発性メモリ素子の製造方法
US20220328519A1 (en) Memory Arrays Comprising Strings Of Memory Cells And Methods Used In Forming A Memory Array Comprising Strings Of Memory Cells
US7196371B2 (en) Flash memory
KR20080048313A (ko) 비휘발성 메모리 소자 및 그 제조 방법
US20150348992A1 (en) Semiconductor device and method for fabricating the same
EP3994731B1 (en) Method of forming split-gate flash memory cell with spacer defined floating gate and discretely formed polysilicon gates
KR20230031334A (ko) 워드 라인 게이트 위에 배치된 소거 게이트를 갖는 스플릿 게이트, 2-비트 비휘발성 메모리 셀, 및 그 제조 방법
US10879252B2 (en) Non-volatile memory cells with floating gates in dedicated trenches
JP2001077219A (ja) 不揮発性半導体記憶装置及びその製造方法
US8017477B2 (en) Nonvolatile memory devices and methods of fabricating the same
US7893519B2 (en) Integrated circuit with conductive structures
TWI846432B (zh) 非揮發性半導體元件及其製作方法

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110927

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111125

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20111220

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120116

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150120

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4909894

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees