JP4791456B2 - 低k材料上にTaN拡散バリア領域を堆積する方法(低k材料上のTaN拡散バリア領域のPE−ALD) - Google Patents
低k材料上にTaN拡散バリア領域を堆積する方法(低k材料上のTaN拡散バリア領域のPE−ALD) Download PDFInfo
- Publication number
- JP4791456B2 JP4791456B2 JP2007515460A JP2007515460A JP4791456B2 JP 4791456 B2 JP4791456 B2 JP 4791456B2 JP 2007515460 A JP2007515460 A JP 2007515460A JP 2007515460 A JP2007515460 A JP 2007515460A JP 4791456 B2 JP4791456 B2 JP 4791456B2
- Authority
- JP
- Japan
- Prior art keywords
- tantalum
- low
- protective layer
- diffusion barrier
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76846—Layer combinations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
- H01L21/28556—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table by chemical means, e.g. CVD, LPCVD, PECVD, laser CVD
- H01L21/28562—Selective deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Vapour Deposition (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electrodes Of Semiconductors (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/709,865 US7211507B2 (en) | 2004-06-02 | 2004-06-02 | PE-ALD of TaN diffusion barrier region on low-k materials |
| US10/709,865 | 2004-06-02 | ||
| PCT/US2005/018953 WO2005122253A2 (en) | 2004-06-02 | 2005-05-31 | PE-ALD OF TaN DIFFUSION BARRIER REGION ON LOW-K MATERIALS |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2008502147A JP2008502147A (ja) | 2008-01-24 |
| JP2008502147A5 JP2008502147A5 (enExample) | 2008-05-15 |
| JP4791456B2 true JP4791456B2 (ja) | 2011-10-12 |
Family
ID=35446788
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2007515460A Expired - Fee Related JP4791456B2 (ja) | 2004-06-02 | 2005-05-31 | 低k材料上にTaN拡散バリア領域を堆積する方法(低k材料上のTaN拡散バリア領域のPE−ALD) |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US7211507B2 (enExample) |
| EP (1) | EP1756856B1 (enExample) |
| JP (1) | JP4791456B2 (enExample) |
| CN (1) | CN100447955C (enExample) |
| TW (1) | TWI345273B (enExample) |
| WO (1) | WO2005122253A2 (enExample) |
Families Citing this family (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050183740A1 (en) * | 2004-02-19 | 2005-08-25 | Fulton John L. | Process and apparatus for removing residues from semiconductor substrates |
| US7211507B2 (en) * | 2004-06-02 | 2007-05-01 | International Business Machines Corporation | PE-ALD of TaN diffusion barrier region on low-k materials |
| KR100552820B1 (ko) * | 2004-09-17 | 2006-02-21 | 동부아남반도체 주식회사 | 반도체 소자의 제조 방법 |
| US7482289B2 (en) * | 2006-08-25 | 2009-01-27 | Battelle Memorial Institute | Methods and apparatus for depositing tantalum metal films to surfaces and substrates |
| US7598170B2 (en) * | 2007-01-26 | 2009-10-06 | Asm America, Inc. | Plasma-enhanced ALD of tantalum nitride films |
| US7595270B2 (en) * | 2007-01-26 | 2009-09-29 | Asm America, Inc. | Passivated stoichiometric metal nitride films |
| JP5358893B2 (ja) * | 2007-04-03 | 2013-12-04 | 三菱電機株式会社 | トランジスタ |
| DE602007013386D1 (de) * | 2007-07-17 | 2011-05-05 | St Microelectronics Srl | Verfahren zur Herstellung eines kupferkompatiblen Phasenwechselspeicherelements und entsprechendes Phasenwechselspeicherelement |
| JP5551681B2 (ja) * | 2008-04-16 | 2014-07-16 | エーエスエム アメリカ インコーポレイテッド | アルミニウム炭化水素化合物を使用する金属炭化物膜の原子層堆積 |
| US20100055442A1 (en) * | 2008-09-03 | 2010-03-04 | International Business Machines Corporation | METHOD OF PE-ALD OF SiNxCy AND INTEGRATION OF LINER MATERIALS ON POROUS LOW K SUBSTRATES |
| CN101740369B (zh) * | 2008-11-19 | 2011-12-07 | 中国科学院微电子研究所 | 一种制备金属性金属氮化物薄膜的方法 |
| US9177826B2 (en) * | 2012-02-02 | 2015-11-03 | Globalfoundries Inc. | Methods of forming metal nitride materials |
| US8736056B2 (en) * | 2012-07-31 | 2014-05-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Device for reducing contact resistance of a metal |
| US8962473B2 (en) | 2013-03-15 | 2015-02-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of forming hybrid diffusion barrier layer and semiconductor device thereof |
| CN104109844B (zh) * | 2013-04-18 | 2016-07-06 | 中芯国际集成电路制造(上海)有限公司 | 一种基于原子层沉积技术的氮化钽薄膜的制作工艺 |
| KR102216575B1 (ko) | 2014-10-23 | 2021-02-18 | 에이에스엠 아이피 홀딩 비.브이. | 티타늄 알루미늄 및 탄탈륨 알루미늄 박막들 |
| CN106086809B (zh) * | 2016-06-17 | 2018-08-17 | 艾因斯(北京)钽应用科技有限公司 | 一种制备耐腐耐磨钽复合涂层的方法 |
| US10008558B1 (en) * | 2017-01-05 | 2018-06-26 | International Business Machines Corporation | Advanced metal insulator metal capacitor |
| US10032855B1 (en) | 2017-01-05 | 2018-07-24 | International Business Machines Corporation | Advanced metal insulator metal capacitor |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002009078A (ja) * | 2000-05-15 | 2002-01-11 | Asm Microchemistry Oy | 交互層蒸着前の保護層 |
| JP2003536272A (ja) * | 2000-06-08 | 2003-12-02 | ジニテック インク. | 薄膜形成方法 |
| JP2004165634A (ja) * | 2002-08-15 | 2004-06-10 | Interuniv Micro Electronica Centrum Vzw | Ald表面処理のためのプラズマ処理 |
| JP2004214335A (ja) * | 2002-12-27 | 2004-07-29 | Tokyo Electron Ltd | 成膜方法 |
| JP2004311545A (ja) * | 2003-04-03 | 2004-11-04 | Matsushita Electric Ind Co Ltd | 半導体装置の製造方法及び高融点金属膜の堆積装置 |
| JP2005191290A (ja) * | 2003-12-25 | 2005-07-14 | Semiconductor Leading Edge Technologies Inc | 半導体装置の製造方法 |
| JP2006520106A (ja) * | 2003-03-07 | 2006-08-31 | アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド | バリアで内側が覆われた半導体コンポーネントを製造する方法 |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2359825A (en) * | 1998-11-12 | 2001-09-05 | Applied Materials Inc | Improved tantalum-containing barrier layers for copper using high purity tantalum targets for sputtering |
| KR100386034B1 (ko) * | 2000-12-06 | 2003-06-02 | 에이에스엠 마이크로케미스트리 리미티드 | 확산 방지막의 결정립계를 금속산화물로 충진한 구리 배선구조의 반도체 소자 제조 방법 |
| US6428859B1 (en) * | 2000-12-06 | 2002-08-06 | Angstron Systems, Inc. | Sequential method for depositing a film by modulated ion-induced atomic layer deposition (MII-ALD) |
| US20020117399A1 (en) * | 2001-02-23 | 2002-08-29 | Applied Materials, Inc. | Atomically thin highly resistive barrier layer in a copper via |
| US6916398B2 (en) * | 2001-10-26 | 2005-07-12 | Applied Materials, Inc. | Gas delivery apparatus and method for atomic layer deposition |
| US6972267B2 (en) * | 2002-03-04 | 2005-12-06 | Applied Materials, Inc. | Sequential deposition of tantalum nitride using a tantalum-containing precursor and a nitrogen-containing precursor |
| JP4579157B2 (ja) * | 2003-03-25 | 2010-11-10 | 東京エレクトロン株式会社 | 処理装置及び切り替え機構 |
| US7186446B2 (en) * | 2003-10-31 | 2007-03-06 | International Business Machines Corporation | Plasma enhanced ALD of tantalum nitride and bilayer |
| US7211507B2 (en) * | 2004-06-02 | 2007-05-01 | International Business Machines Corporation | PE-ALD of TaN diffusion barrier region on low-k materials |
| JP2006128542A (ja) * | 2004-11-01 | 2006-05-18 | Nec Electronics Corp | 電子デバイスの製造方法 |
-
2004
- 2004-06-02 US US10/709,865 patent/US7211507B2/en not_active Expired - Lifetime
-
2005
- 2005-05-30 TW TW094117722A patent/TWI345273B/zh not_active IP Right Cessation
- 2005-05-31 CN CNB2005800180516A patent/CN100447955C/zh not_active Expired - Lifetime
- 2005-05-31 WO PCT/US2005/018953 patent/WO2005122253A2/en not_active Ceased
- 2005-05-31 EP EP05755089.9A patent/EP1756856B1/en not_active Expired - Lifetime
- 2005-05-31 JP JP2007515460A patent/JP4791456B2/ja not_active Expired - Fee Related
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002009078A (ja) * | 2000-05-15 | 2002-01-11 | Asm Microchemistry Oy | 交互層蒸着前の保護層 |
| JP2003536272A (ja) * | 2000-06-08 | 2003-12-02 | ジニテック インク. | 薄膜形成方法 |
| JP2004165634A (ja) * | 2002-08-15 | 2004-06-10 | Interuniv Micro Electronica Centrum Vzw | Ald表面処理のためのプラズマ処理 |
| JP2004214335A (ja) * | 2002-12-27 | 2004-07-29 | Tokyo Electron Ltd | 成膜方法 |
| JP2006520106A (ja) * | 2003-03-07 | 2006-08-31 | アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド | バリアで内側が覆われた半導体コンポーネントを製造する方法 |
| JP2004311545A (ja) * | 2003-04-03 | 2004-11-04 | Matsushita Electric Ind Co Ltd | 半導体装置の製造方法及び高融点金属膜の堆積装置 |
| JP2005191290A (ja) * | 2003-12-25 | 2005-07-14 | Semiconductor Leading Edge Technologies Inc | 半導体装置の製造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| EP1756856A4 (en) | 2010-02-17 |
| CN101036217A (zh) | 2007-09-12 |
| WO2005122253A3 (en) | 2006-12-14 |
| CN100447955C (zh) | 2008-12-31 |
| TWI345273B (en) | 2011-07-11 |
| EP1756856B1 (en) | 2013-07-24 |
| TW200540996A (en) | 2005-12-16 |
| WO2005122253A2 (en) | 2005-12-22 |
| EP1756856A2 (en) | 2007-02-28 |
| US7211507B2 (en) | 2007-05-01 |
| US20050269703A1 (en) | 2005-12-08 |
| JP2008502147A (ja) | 2008-01-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4791456B2 (ja) | 低k材料上にTaN拡散バリア領域を堆積する方法(低k材料上のTaN拡散バリア領域のPE−ALD) | |
| US6958174B1 (en) | Solid material comprising a thin metal film on its surface and methods for producing the same | |
| Heil et al. | Low-temperature deposition of TiN by plasma-assisted atomic layer deposition | |
| Klaus et al. | Atomic layer deposition of tungsten using sequential surface chemistry with a sacrificial stripping reaction | |
| US7998842B2 (en) | Atomic layer deposition metallic contacts, gates and diffusion barriers | |
| Longrie et al. | Plasma-enhanced ALD of platinum with O2, N2 and NH3 plasmas | |
| Kovalgin et al. | Hot‐Wire Assisted ALD: A Study Powered by In Situ Spectroscopic Ellipsometry | |
| Saare et al. | Effect of reactant dosing on selectivity during area-selective deposition of TiO2 via integrated atomic layer deposition and atomic layer etching | |
| US20010053600A1 (en) | Methods for characterizing and reducing adverse effects of texture of semiconductor films | |
| Sasinska et al. | Metallic Copper Thin Films Grown by Plasma‐Enhanced Atomic Layer Deposition of Air Stable Precursors | |
| Kim et al. | Formation of a Lead Zirconate Titanate (PZT)/Pt Interfacial Layer and Structural Changes in the Pt/Ti/SiO 2/Si Substrate during the Deposition of PZT Thin Film by Electron Cyclotron Resonance Plasma-Enhanced Chemical Vapor Deposition | |
| Swerts et al. | Impact of precursor chemistry and process conditions on the scalability of ALD HfO2 gate dielectrics | |
| Zhong et al. | Combinatorial CVD of ZrO 2 or HfO 2 compositional spreads with SiO 2 for high κ dielectrics | |
| Henn-Lecordier et al. | Real-time sensing and metrology for atomic layer deposition processes and manufacturing | |
| Mousinho et al. | Low temperature deposition of low stress silicon nitride by reactive magnetron sputtering | |
| Chourasia et al. | X‐Ray Photoemission Study of the Oxidation of Hafnium | |
| KR100968312B1 (ko) | 저-k 물질 상의 TaN 확산장벽 영역의 PE-ALD | |
| Kim et al. | Investigation on diffusion barrier properties of reactive sputter deposited TiAlxNyOz thin films for Cu metallization | |
| Hinz et al. | Analysis of NbN thin film deposition by plasma-enhanced ALD for gate electrode application | |
| Vasilyev et al. | Surface Selective Growth of Ruthenium Films under Low-Temperature Pulsed CVD Conditions | |
| Van der Straten et al. | Thermal and electrical barrier performance testing of ultrathin atomic layer deposition tantalum-based materials for nanoscale copper metallization | |
| Jung et al. | A novel combinatorial approach to the ferroelectric properties in HfxZr1− xO2 deposited by atomic layer deposition | |
| Otto et al. | Investigation into the effect of a PECVD-deposited SiOx chamber coating on the selective, radical-based NF3 etching of TaN with respect to BEOL low-k | |
| WO2002073678A1 (en) | Method for oxidation of a silicon substrate | |
| Lee et al. | Tungsten film deposition by hydrogen atom reaction with WF6 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080331 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20080331 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20110331 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110405 |
|
| RD12 | Notification of acceptance of power of sub attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7432 Effective date: 20110415 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20110415 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110613 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20110705 |
|
| RD14 | Notification of resignation of power of sub attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7434 Effective date: 20110705 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20110721 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140729 Year of fee payment: 3 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| LAPS | Cancellation because of no payment of annual fees |