JP4741192B2 - 半導体装置の作製方法 - Google Patents

半導体装置の作製方法 Download PDF

Info

Publication number
JP4741192B2
JP4741192B2 JP2004008892A JP2004008892A JP4741192B2 JP 4741192 B2 JP4741192 B2 JP 4741192B2 JP 2004008892 A JP2004008892 A JP 2004008892A JP 2004008892 A JP2004008892 A JP 2004008892A JP 4741192 B2 JP4741192 B2 JP 4741192B2
Authority
JP
Japan
Prior art keywords
wiring
film
substrate
composition
manufacturing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004008892A
Other languages
English (en)
Japanese (ja)
Other versions
JP2004241770A (ja
JP2004241770A5 (enExample
Inventor
舜平 山崎
康子 渡辺
康行 荒井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to JP2004008892A priority Critical patent/JP4741192B2/ja
Publication of JP2004241770A publication Critical patent/JP2004241770A/ja
Publication of JP2004241770A5 publication Critical patent/JP2004241770A5/ja
Application granted granted Critical
Publication of JP4741192B2 publication Critical patent/JP4741192B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Liquid Crystal (AREA)
  • Thin Film Transistor (AREA)
  • Electroluminescent Light Sources (AREA)
  • Application Of Or Painting With Fluid Materials (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
JP2004008892A 2003-01-17 2004-01-16 半導体装置の作製方法 Expired - Fee Related JP4741192B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004008892A JP4741192B2 (ja) 2003-01-17 2004-01-16 半導体装置の作製方法

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2003009106 2003-01-17
JP2003009106 2003-01-17
JP2004008892A JP4741192B2 (ja) 2003-01-17 2004-01-16 半導体装置の作製方法

Publications (3)

Publication Number Publication Date
JP2004241770A JP2004241770A (ja) 2004-08-26
JP2004241770A5 JP2004241770A5 (enExample) 2006-12-21
JP4741192B2 true JP4741192B2 (ja) 2011-08-03

Family

ID=32964806

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004008892A Expired - Fee Related JP4741192B2 (ja) 2003-01-17 2004-01-16 半導体装置の作製方法

Country Status (1)

Country Link
JP (1) JP4741192B2 (enExample)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006078859A (ja) * 2004-09-10 2006-03-23 Future Vision:Kk 表示装置用の基板およびこの基板を用いた表示装置
JP3967347B2 (ja) * 2004-09-15 2007-08-29 株式会社フューチャービジョン 配線形成基板及びそれを用いた表示装置
JP4781066B2 (ja) * 2004-09-30 2011-09-28 株式会社半導体エネルギー研究所 表示装置の作製方法
JP4801406B2 (ja) * 2004-09-30 2011-10-26 株式会社半導体エネルギー研究所 液晶表示装置の作製方法
JP4754798B2 (ja) * 2004-09-30 2011-08-24 株式会社半導体エネルギー研究所 表示装置の作製方法
JP4801407B2 (ja) * 2004-09-30 2011-10-26 株式会社半導体エネルギー研究所 表示装置の作製方法
US8148895B2 (en) * 2004-10-01 2012-04-03 Semiconductor Energy Laboratory Co., Ltd. Display device and manufacturing method of the same
KR100998123B1 (ko) * 2004-10-15 2010-12-02 파나소닉 주식회사 도전성 패턴 및 전자 디바이스의 제조 방법 및 전자디바이스
JP4639758B2 (ja) * 2004-11-09 2011-02-23 セイコーエプソン株式会社 液体吐出方式による立体造形物の造形方法
JP4749133B2 (ja) * 2004-11-30 2011-08-17 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP4353145B2 (ja) * 2005-06-29 2009-10-28 セイコーエプソン株式会社 液滴吐出装置
JP4252595B2 (ja) * 2006-11-21 2009-04-08 株式会社 日立ディスプレイズ 液晶表示装置とその製造方法
KR100841374B1 (ko) * 2007-01-02 2008-06-26 삼성에스디아이 주식회사 유기전계 발광표시장치의 제조방법
JP5459896B2 (ja) * 2007-03-05 2014-04-02 株式会社半導体エネルギー研究所 配線及び記憶素子の作製方法
JP5364293B2 (ja) * 2007-06-01 2013-12-11 株式会社半導体エネルギー研究所 表示装置の作製方法およびプラズマｃｖｄ装置
WO2009013811A1 (ja) * 2007-07-24 2009-01-29 Neuro Solution Corp. 半導体装置
JP5515285B2 (ja) * 2008-07-25 2014-06-11 株式会社リコー Ｍｉｓ積層構造体の作製方法およびｍｉｓ積層構造体
JP2009272511A (ja) * 2008-05-09 2009-11-19 Mimaki Engineering Co Ltd 配線形成装置及び配線形成方法
JP6003582B2 (ja) * 2012-11-27 2016-10-05 コニカミノルタ株式会社 透明電極の製造方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06182980A (ja) * 1992-12-22 1994-07-05 Matsushita Electric Works Ltd インクジェットプリンターによる印刷装置
JP3725169B2 (ja) * 1996-05-15 2005-12-07 セイコーエプソン株式会社 塗布膜を有する薄膜デバイスの製造方法
JP3926076B2 (ja) * 1999-12-24 2007-06-06 日本電気株式会社 薄膜パターン形成方法
JP2002246603A (ja) * 2001-02-19 2002-08-30 Matsushita Electric Ind Co Ltd 薄膜トランジスタ及びその製造方法

Also Published As

Publication number Publication date
JP2004241770A (ja) 2004-08-26

Similar Documents

Publication Publication Date Title
US7648897B2 (en) Method for manufacturing conductive layer and semiconductor device
JP4667529B2 (ja) 半導体装置の作製方法
JP4741192B2 (ja) 半導体装置の作製方法
JP5256315B2 (ja) 表示装置の作製方法
JP5238641B2 (ja) 半導体装置の作製方法
KR101061891B1 (ko) 배선의 제작 방법
JP4731913B2 (ja) パターンの形成方法および半導体装置の製造方法
US20110073865A1 (en) Display Device and Manufacturing Method Thereof
JP4656843B2 (ja) 半導体装置の作製方法
JP4737971B2 (ja) 液晶表示装置および液晶表示装置の作製方法
JP4593969B2 (ja) 配線の作製方法及び表示装置の作製方法
JP4619050B2 (ja) 表示装置の作製方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20061108

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20061108

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100916

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20101019

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20101118

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110426

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110506

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140513

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140513

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees