JP4724192B2 - 電子部品の製造方法 - Google Patents

電子部品の製造方法 Download PDF

Info

Publication number
JP4724192B2
JP4724192B2 JP2008047950A JP2008047950A JP4724192B2 JP 4724192 B2 JP4724192 B2 JP 4724192B2 JP 2008047950 A JP2008047950 A JP 2008047950A JP 2008047950 A JP2008047950 A JP 2008047950A JP 4724192 B2 JP4724192 B2 JP 4724192B2
Authority
JP
Japan
Prior art keywords
film
metal
solder
manufacturing
electronic component
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2008047950A
Other languages
English (en)
Other versions
JP2009206334A (ja
Inventor
匡 飯島
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP2008047950A priority Critical patent/JP4724192B2/ja
Priority to TW098103292A priority patent/TWI429790B/zh
Priority to US12/369,794 priority patent/US20090218230A1/en
Publication of JP2009206334A publication Critical patent/JP2009206334A/ja
Application granted granted Critical
Publication of JP4724192B2 publication Critical patent/JP4724192B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3457—Solder materials or compositions; Methods of application thereof
    • H05K3/3473—Plating of solder
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
    • C23C18/54—Contact plating, i.e. electroless electrochemical plating
    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D5/00—Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
    • C25D5/10—Electroplating with more than one layer of the same or of different metals
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/036—Manufacturing methods by patterning a pre-deposited material
    • H01L2224/0361—Physical or chemical etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/039—Methods of manufacturing bonding areas involving a specific sequence of method steps
    • H01L2224/03912—Methods of manufacturing bonding areas involving a specific sequence of method steps the bump being used as a mask for patterning the bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05166—Titanium [Ti] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05568—Disposition the whole external layer protruding from the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05639—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
    • H01L2224/1146—Plating
    • H01L2224/11462—Electroplating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/115—Manufacturing methods by chemical or physical modification of a pre-existing or pre-deposited material
    • H01L2224/11502—Pre-existing or pre-deposited material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/118—Post-treatment of the bump connector
    • H01L2224/11848—Thermal treatments, e.g. annealing, controlled cooling
    • H01L2224/11849—Reflowing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/119—Methods of manufacturing bump connectors involving a specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/119—Methods of manufacturing bump connectors involving a specific sequence of method steps
    • H01L2224/11901—Methods of manufacturing bump connectors involving a specific sequence of method steps with repetition of the same manufacturing step
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1302—Disposition
    • H01L2224/13023—Disposition the whole bump connector protruding from the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01022—Titanium [Ti]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01024—Chromium [Cr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0104—Zirconium [Zr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01073—Tantalum [Ta]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
    • H05K2203/0703—Plating
    • H05K2203/073—Displacement plating, substitution plating or immersion plating, e.g. for finish plating
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/108—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by semi-additive methods; masks therefor
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3457—Solder materials or compositions; Methods of application thereof
    • H05K3/3463—Solder compositions in relation to features of the printed circuit board or the mounting process

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Organic Chemistry (AREA)
  • Materials Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Metallurgy (AREA)
  • Electrochemistry (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Mechanical Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • ing And Chemical Polishing (AREA)
  • Wire Bonding (AREA)
  • Electroplating Methods And Accessories (AREA)

Description

本発明は、半田バンプからなる接続端子を備えた電子部品の製造方法に関する。
従来から、半導体チップ上に形成された半田バンプにより半導体チップとＢＧＡ基板等のインターポーザ基板とをフリップチップ接続する技術が知られている。半田バンプには、これまでＳｎ−Ｐｂ等のＰｂ系半田が用いられてきたが、近年は、環境保全の観点からＰｂを含まない無鉛半田（例えば、Ｓｎ−Ｃｕ、Ｓｎ−Ａｇ−Ｃｕ等）に置き換わりつつある。
かかる無鉛半田からなるバンプの形成方法として、半田の構成元素のＣｕからなる層を基板上にスパッタリングなどにより下地金属（ＵＢＭ：under bump metal）層として形成し、その上に電解めっきによりＳｎ半田またはＳｎ−Ａｇ半田を堆積し、その後、半田をリフローする際に、ＵＢＭ層のＣｕを半田内に溶解させ、それぞれＳｎ−ＣｕまたはＳｎ−Ａｇ−Ｃｕ半田を形成する方法が提案されている（例えば、特許文献1参照。）。この方法は、半田の第２または第３の元素であるＣｕをＵＢＭ層から取り込むことで、めっきを行う元素数を減らし、めっき工程の簡素化を図ろうとするものである。すなわち、めっき工程は、めっき元素数が多くなるほど、めっき液の化学的性質の維持や組成の精密な制御が複雑となる。めっきする元素数を減らすことによって、このような複雑な管理、制御を単純化できると考えられる。
ところで、この方法においては、Ｓｎ半田またはＳｎ−Ａｇ半田をめっき後、バンプ形成部分以外のＵＢＭ層を除去する必要がある。このＵＢＭ層の除去には、ウエットエッチング、ドライエッチング等が用いられるが、生産性や経済性の観点からは処理速度の速いウエットエッチングが適している。しかしながら、ウエットエッチングを用いた場合、エッチングが等方的に進行するため、めっき層下のＵＢＭ層（Ｃｕ層）に比較的大きなアンダーカットを生じる。その結果、半田バンプの最終組成が変化し、融点の変化や機械的強度の低下により、実装の歩留まり低下を招くおそれがあった。また、近年、半田バンプは狭ピッチ化（例えば、５０μｍ以下）が進んでいるが、この場合、アンダーカットの半田組成に与える影響は特に大きい。さらに、アンダーカット量が多くなると半田リフロー後のバンプ径が小さくなってその制御が難しく、かつ下地との密着性が低下して剥がれが生じやすくなってしまう。このため、狭ピッチの半田バンプの形成には、ウエットエッチングを用いた上記方法を適用できず、生産性や経済性の向上が図れないという問題があった。
特開２００５−２９４８２７号公報
本発明の目的は、半田バンプの構成元素を含むＵＭＢ層をウエットエッチング法により除去する際のアンダーカットの発生を防止することができる電子部品の製造方法を提供することにある。
本発明の一態様によれば、基板上に半田バンプを形成する電子部品の製造方法であって、前記基板上に第１の金属からなる膜を形成する工程（Ａ）と、置換めっきにより、前記第１の金属からなる膜を部分的に、前記第１の金属より貴の金属である第２の金属を含む膜に変換する工程（Ｂ）と、前記第２の金属を含む膜上に、第３の金属からなる膜を形成する工程（Ｃ）と、前記第３の金属からなる膜をマスクとして前記第２の金属を含む膜以外の第１の金属からなる膜をウエットエッチングにより除去する工程（Ｄ）とを具備することを特徴とする電子部品の製造方法が提供される。
本発明の一態様による電子部品の製造方法によれば、半田バンプの構成元素を含むＵＭＢ層をウエットエッチング法により除去する際のアンダーカットの発生を防止することができる。
以下、本発明の実施の形態について説明する。なお、以下では本発明の実施の形態を図面に基づいて説明するが、それらの図面は図解のために提供されるものであり、本発明はそれらの図面に限定されるものではない。
（第１の実施の形態）
第１の実施の形態について説明する。図１（ａ）〜（ｇ）は本実施形態に係る電子部品の製造方法の工程を示す断面図である。本実施の形態では、電子部品にＳｎ−Ａｇ−Ｃｕ三元系無鉛半田またはＳｎ−Ａｇ二元系無鉛半田からなるバンプを形成する場合を説明する。
まず、図１（ａ）に示すように、図示しない電極パッドおよびパッシベーション膜が設けられた半導体チップ等の電子部品の基板１１上に、ＵＢＭ層１２として、例えば５０００オングストローム厚のＴｉ膜１３、および例えば１μｍ厚のＣｕ膜１４を、無電解めっき、蒸着、スパッタリング等により順に成膜する。なお、ＵＢＭ層１２の第１層は、Ｔｉの他、Ｔａ、Ｗ、Ｃｒ、Ｖ、Ｚｒ、Ｎｉ、これらの合金または化合物などで構成してもよく、また、これらの膜を複数積層する積層構造としてもよい。
次に、図１（ｂ）に示すように、スピンコート技術を用いてＣｕ膜１４上に例えば７０μｍ厚のレジスト膜１５を積層した後、リソグラフィ技術を用いてバンプを形成する箇所にのみレジスト膜１５に、例えばその外接円の直径が１００μｍからなる八角形状の開口１５ａを形成する。
次に、図１（ｃ）に示すように、ＵＢＭ層１２（Ｃｕ層１４）に通電するとともに開口１５ａ内にＡｇめっき液を供給して、電解めっきにより、開口１５ａの底部に露出するＣｕ膜１４上に、Ｃｕより貴の金属であるＡｇからなる膜１６を形成する。この際、ＵＢＭ層１２への通電に先立って、ＣｕとＡｇの電位差を利用して、Ｃｕの少なくとも一部をＡｇに置換する置換めっきを行い、Ｃｕ膜１４の開口１５ａの底部に露出する部分を選択的にＣｕ−Ａｇ（もしくはＡｇ）からなる膜１４ａに変換させる。その後、通電を開始して、例えば１μｍ厚のＡｇ膜１６を形成する。
なお、ＣｕのＡｇへの置換の割合や、形成するＡｇ膜１６の厚さは、最終的に形成しようとする半田バンプの組成により適宜定められる。したがって、場合により、Ａｇ膜１６を形成せず、置換めっきのみ行うことも可能である、この場合、Ｃｕ−Ａｇ（もしくはＡｇ）膜１４ａの直上に、後述するＳｎ膜１７が形成される。また、Ｃｕの一部をＡｇに置換させた場合、その後に熱処理することによって、合金化もしくは化合物化してもよい。合金化もしくは化合物化することによって、後述するＣｕウエットエッチングの際のエッチング選択性をより高められる利点を有する。
次に、図１（ｄ）に示すように、ＵＢＭ層１２に通電するとともに開口１５ａ内にＳｎめっき液を供給して、電解めっきにより、開口１５ａの底部に露出するＡｇ膜１６上、またはＣｕ−Ａｇ（もしくはＡｇ）膜１４ａ上に、例えば５０μｍ厚のＳｎ膜１７を形成する。このＳｎ膜１７の厚さも、最終的に形成しようとする半田バンプの組成により適宜定められる。なお、Ｓｎ膜１７は、電解めっきによらず、蒸着、スパッタリング、無電解めっき、その他の一般に知られる方法により形成してもよい。
次に、図１（ｅ）に示すように、レジスト膜１５をレジスト剥離液等の薬液を用いて剥離した後、Ｓｎ膜１７、または、Ｓｎ膜１７およびＡｇ膜１６をマスクとしてＣｕ膜１４をウエットエッチングにより除去する。この際、エッチング液として、アンモニアと過酸化水素水、硫酸と過酸化水素水、燐酸と過酸化水素水等の、Ｃｕは溶解するが少なくともＡｇは溶解しないかもしくは溶解し難いエッチング液を使用する。具体的には、Ｃｕ用エッチング液として市販されている三菱ガス化学社製のＷＬＣ−Ｃ（商品名）等が好適に使用される。このようなエッチング液を用いることにより、Ｃｕ膜１４のみが選択的に除去され、ウエットエッチングにともなうＳｎ膜１７およびＡｇ膜１６下のアンダーカットの発生を抑制乃至防止することができる。
すなわち、図２は、Ｃｕ膜１４にＣｕ−Ａｇ（もしくはＡｇ）膜１４ａを設けることなくＡｇ膜１６およびＳｎ膜１７を形成した以外は、本実施の形態と同様にして成膜した後、Ｃｕ膜１４にウエットエッチング処理した場合の例を示したもので、Ｃｕ膜１４のＳｎ膜１７およびＡｇ膜１６下に明らかにアンダーカット１８が発生していることがわかる。本実施の形態においては、Ｃｕ膜１４の開口１５ａの底部に露出する部分を選択的にＣｕ−Ａｇ（もしくはＡｇ）からなる膜１４ａに変換し、かつＣｕは溶解するが少なくともＡｇは溶解しないかもしくは溶解し難いエッチング液を使用しているので、Ｃｕ膜１４のみを選択的に除去することができ、Ｓｎ膜１７およびＡｇ膜１６下のアンダーカットの発生を抑制乃至防止することができる。
次に、図１（ｆ）に示すように、ＵＢＭ層１２の第１層のＴｉ膜１３を、Ｓｎ膜１７、Ａｇ膜１６およびＣｕ−Ａｇ（もしくはＡｇ）膜１４ａをマスクとしてウエットエッチングにより除去する。エッチング液としては、Ｓｎ膜１７、Ａｇ膜１６およびＣｕ−Ａｇ（もしくはＡｇ）膜１４ａを溶解しないものが好ましく、例えば０．５〜１質量％程度に希釈した希フッ酸、ＫＯＨと過酸化水素水、Ｔｉ用エッチング液として市販されている三菱ガス化学社製のＷＬＣ−Ｔ（商品名）等が好適に使用される。Ｔｉ膜１３はＣｕ−Ａｇ（もしくはＡｇ）膜１４ａが形成されたＣｕ膜１４と異なり全体が同質であるため、Ｃｕ−Ａｇ（もしくはＡｇ）膜１４ａ下にアンダーカット１８が発生する。しかしながら、その量は、例えばＣｕ−Ａｇ（もしくはＡｇ）膜１４ａの端部からウエットエッチング後のＴｉ膜１３の端部までの距離が例えば０．１μｍ程度と非常に小さく、また、半田バンプの最終組成に影響することもないので、実用上問題となることはない。
その後、図１（ｇ）に示すように、通常の半田リフロー処理を行う。この処理によりＳｎ膜１７とＡｇ膜１６とＣｕ−Ａｇ（もしくはＡｇ）膜１４ａが共晶化して合金化し、Ｓｎ、ＡｇおよびＣｕの各元素の成分比に応じたＳｎ−Ａｇ−Ｃｕ三元系またはＳｎ−Ａｇ二元系の半田バンプ１９が形成される。なお、リフロー処理工程はＴｉ膜１３を除去する前に行ってもよい。この場合、Ｓｎ−Ａｇ−Ｃｕ三元系またはＳｎ−Ａｇ二元系の半田バンプ１９がＴｉ膜１３をウエットエッチングする際のマスクとして使用される。
本実施の形態では、ＵＢＭ層１２として形成したＣｕ膜１４の半田バンプ形成部分を、Ｃｕ−Ａｇ（もしくはＡｇ）膜１４ａに変換させているので、半田バンプ形成部分以外のＣｕ膜１４をウエットエッチング法により除去する際に、その除去すべきＣｕ膜１４のみを選択的に除去することができ、アンダーカットの発生を抑制乃至防止することができる。これにより、半田バンプの最終組成を精密に制御することが可能になり、融点の変化や機械的強度、密着性の低下による実装の歩留まり低下を防止することができる。また、狭ピッチの半田バンプであってもその最終組成、寸法を精密に制御することができるため、Ｃｕ膜のエッチングにウエットエッチングを適用することが可能になり、狭ピッチの半田バンプを含む電子部品の生産性の向上および製造コストの低減を図ることができる。
（その他の実施の形態）
上記第１の実施の形態では、Ｓｎ−Ａｇ−Ｃｕ三元系無鉛半田またはＳｎ−Ａｇ二元系無鉛半田からなるバンプを形成する場合について説明したが、このような組成以外の半田からなるバンプを形成する場合も、材料や工程を適宜選択することによって広く適用可能であることはいうまでもない。
例えば、第１の実施の形態において、Ａｇ膜１６に代えてＡｕ膜を形成した場合には、Ｓｎ−Ａｕ−Ｃｕ三元系無鉛半田またはＳｎ−Ａｕ二元系無鉛半田からなるバンプを形成することができる。Ｃｕ膜１４に代えてＢｉ膜を形成した場合には、Ｓｎ−Ａｇ−Ｂｉ三元系無鉛半田またはＳｎ−Ａｇ二元系無鉛半田からなるバンプを形成することができる。この場合、さらに、Ａｇ膜１６に代えてＡｕ膜を形成すると、Ｓｎ−Ａｕ−Ｂｉ三元系無鉛半田またはＳｎ−Ａｕ二元系無鉛半田からなるバンプを形成することができる。Ｃｕ膜１４に代えてＡｇ膜を形成し、Ａｇ膜１６に代えてＡｕ膜を形成した場合には、Ｓｎ−Ａｕ−Ａｇ三元系無鉛半田またはＳｎ−Ａｕ二元系無鉛半田からなるバンプを形成することができる。
また、Ｓｎ膜１７上またはＳｎ膜１７下に１層もしくはそれ以上の他の金属からなる膜をさらに成膜することも可能であり、これにより四元系以上の半田（例えば、Ｓｎ−Ａｇ−Ｉｎ−Ｂｉ等）からなるバンプの形成が可能となる。
さらに、上記第１の実施の形態では、Ｃｕ膜１４を部分的にＣｕ−Ａｇ（もしくはＡｇ）膜１４ａに変換する工程は、置換めっき法により行っているが、Ｃｕ−Ａｇ（もしくはＡｇ）膜１４ａ、つまりＡｇを含む膜に変換できれば特にそのような方法に限定されるものではない。置換めっき法を使用した場合には、置換する金属に対し、置換される金属（Ｃｕ、Ｂｉ等）が電気化学的に卑である必要があるが、他の方法を適用した場合には、そのような制限はなくなり、金属種の選択の自由度を増大させることができる。
本発明は、以上説明した実施の形態の記載内容に限定されるものではなく、構造や材質、各部材の配置等は、本発明の要旨を逸脱しない範囲で適宜変更可能である。
第１の実施の形態に係る電子部品の製造方法の工程を示す断面図である。 第１の実施の形態との対比としてアンダーカットが発生した例を示す断面図である。
符号の説明
１１…基板、１２…ＵＢＭ層、１３…Ｔｉ膜、１４…Ｃｕ膜、１４ａ…Ｃｕ−Ａｇ（もしくはＡｇ）膜１４ａ、１５…レジスト膜、１５ａ…開口、１６…Ａｇ膜、１７…Ｓｎ膜、１８…アンダーカット、１９…半田バンプ。

Claims (4)

  1. 基板上に半田バンプを形成する電子部品の製造方法であって、
    前記基板上に第１の金属からなる膜を形成する工程（Ａ）と、
    置換めっきにより、前記第１の金属からなる膜を部分的に、前記第１の金属より貴の金属である第２の金属を含む膜に変換する工程（Ｂ）と、
    前記第２の金属を含む膜上に、第３の金属からなる膜を形成する工程（Ｃ）と、
    前記第３の金属からなる膜をマスクとして前記第２の金属を含む膜以外の第１の金属からなる膜をウエットエッチングにより除去する工程（Ｄ）と
    を具備することを特徴とする電子部品の製造方法。
  2. 前記第１の金属は、Ｃｕ、Ａｇ及びＢｉから選ばれる１種であり、前記第２の金属は、ＡｇまたはＡｕであることを特徴とする請求項１記載の電子部品の製造方法。
  3. 前記工程（Ｄ）の後、前記第３の金属からなる膜及び前記第２の金属を含む膜にリフロー処理を施すことを特徴とする請求項１または２記載の電子部品の製造方法。
  4. 前記工程（Ｂ）の後、前記工程（Ｃ）に先立って、前記第２の金属を含む膜に熱処理を施して、前記第２の金属を含む膜内の第１の金属と第２の金属を合金化または化合物化することを特徴とする請求項１乃至３のいずれか１項記載の電子部品の製造方法。
JP2008047950A 2008-02-28 2008-02-28 電子部品の製造方法 Expired - Fee Related JP4724192B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2008047950A JP4724192B2 (ja) 2008-02-28 2008-02-28 電子部品の製造方法
TW098103292A TWI429790B (zh) 2008-02-28 2009-02-02 製造電子零件之方法
US12/369,794 US20090218230A1 (en) 2008-02-28 2009-02-12 Method of producing electronic component

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008047950A JP4724192B2 (ja) 2008-02-28 2008-02-28 電子部品の製造方法

Publications (2)

Publication Number Publication Date
JP2009206334A JP2009206334A (ja) 2009-09-10
JP4724192B2 true JP4724192B2 (ja) 2011-07-13

Family

ID=41012340

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008047950A Expired - Fee Related JP4724192B2 (ja) 2008-02-28 2008-02-28 電子部品の製造方法

Country Status (3)

Country Link
US (1) US20090218230A1 (ja)
JP (1) JP4724192B2 (ja)
TW (1) TWI429790B (ja)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2405469B1 (en) * 2010-07-05 2016-09-21 ATOTECH Deutschland GmbH Method to form solder alloy deposits on substrates
TWI541964B (zh) * 2010-11-23 2016-07-11 矽品精密工業股份有限公司 半導體基板之製法
US8298930B2 (en) 2010-12-03 2012-10-30 International Business Machines Corporation Undercut-repair of barrier layer metallurgy for solder bumps and methods thereof
JP5659821B2 (ja) * 2011-01-26 2015-01-28 三菱マテリアル株式会社 Ｓｎ合金バンプの製造方法
TWI430377B (zh) * 2011-08-09 2014-03-11 Univ Nat Chiao Tung 用於減緩介金屬化合物成長之方法
US9142520B2 (en) * 2011-08-30 2015-09-22 Ati Technologies Ulc Methods of fabricating semiconductor chip solder structures
CN103579149B (zh) * 2012-08-01 2016-08-03 颀邦科技股份有限公司 半导体结构及其制造工艺
KR102258660B1 (ko) 2013-09-17 2021-06-02 삼성전자주식회사 구리를 함유하는 금속의 식각에 사용되는 액체 조성물 및 이를 이용한 반도체 장치의 제조 방법
JPWO2016056656A1 (ja) 2014-10-10 2017-09-14 石原ケミカル株式会社 合金バンプの製造方法
JP6571446B2 (ja) * 2015-08-11 2019-09-04 ローム株式会社 半導体装置

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5256597A (en) * 1992-09-04 1993-10-26 International Business Machines Corporation Self-aligned conducting etch stop for interconnect patterning
KR100219806B1 (ko) * 1997-05-27 1999-09-01 윤종용 반도체장치의 플립 칩 실장형 솔더 범프의 제조방법, 이에 따라 제조되는 솔더범프 및 그 분석방법
US5937320A (en) * 1998-04-08 1999-08-10 International Business Machines Corporation Barrier layers for electroplated SnPb eutectic solder joints
JP4237325B2 (ja) * 1999-03-11 2009-03-11 株式会社東芝 半導体素子およびその製造方法
US6638847B1 (en) * 2000-04-19 2003-10-28 Advanced Interconnect Technology Ltd. Method of forming lead-free bump interconnections
US7547623B2 (en) * 2002-06-25 2009-06-16 Unitive International Limited Methods of forming lead free solder bumps
JP2004207685A (ja) * 2002-12-23 2004-07-22 Samsung Electronics Co Ltd 無鉛ソルダバンプの製造方法
US7427557B2 (en) * 2004-03-10 2008-09-23 Unitive International Limited Methods of forming bumps using barrier layers as etch masks
US7410833B2 (en) * 2004-03-31 2008-08-12 International Business Machines Corporation Interconnections for flip-chip using lead-free solders and having reaction barrier layers
JP4843229B2 (ja) * 2005-02-23 2011-12-21 株式会社東芝 半導体装置の製造方法
US7713859B2 (en) * 2005-08-15 2010-05-11 Enthone Inc. Tin-silver solder bumping in electronics manufacture
US7456090B2 (en) * 2006-12-29 2008-11-25 Taiwan Semiconductor Manufacturing Co., Ltd. Method to reduce UBM undercut

Also Published As

Publication number Publication date
US20090218230A1 (en) 2009-09-03
TWI429790B (zh) 2014-03-11
TW201000687A (en) 2010-01-01
JP2009206334A (ja) 2009-09-10

Similar Documents

Publication Publication Date Title
JP4724192B2 (ja) 電子部品の製造方法
EP2405469B1 (en) Method to form solder alloy deposits on substrates
US9391036B2 (en) Semiconductor device and manufacturing method thereof
JP4866548B2 (ja) 半田めっきにおけるボイド発生を除去する方法
TWI564977B (zh) 形成銲接沈積物於基板上之方法
JP2000260801A (ja) 半導体素子およびその製造方法
JP2008028112A (ja) 半導体装置の製造方法
CN105097562A (zh) 用于加工半导体工件的方法和半导体工件
JP5659821B2 (ja) Ｓｎ合金バンプの製造方法
KR100726059B1 (ko) 플립칩 조인트 및 보드대면형 솔더 조인트를 위한유기회로보드 상의 전기도금 솔더 형성
JPH10189608A (ja) はんだバンプの形成方法
JP4057931B2 (ja) 半導体装置の製造方法
EP2416634A1 (en) Method to form solder deposits on substrates
JP2012038752A (ja) 半導体装置の製造方法
EP2506690A1 (en) Method to form solder deposits and non-melting bump structures on substrates
JP2016184695A (ja) バンプ電極の製造方法
JPS6343335A (ja) フリツプチツプ用回路基板

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100222

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100601

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100608

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100809

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20100809

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110111

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110216

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110315

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110408

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140415

Year of fee payment: 3

R151 Written notification of patent or utility model registration

Ref document number: 4724192

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140415

Year of fee payment: 3

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees