JP4558738B2 - 入力回路 - Google Patents

入力回路 Download PDF

Info

Publication number
JP4558738B2
JP4558738B2 JP2006536370A JP2006536370A JP4558738B2 JP 4558738 B2 JP4558738 B2 JP 4558738B2 JP 2006536370 A JP2006536370 A JP 2006536370A JP 2006536370 A JP2006536370 A JP 2006536370A JP 4558738 B2 JP4558738 B2 JP 4558738B2
Authority
JP
Japan
Prior art keywords
circuit
switching transistor
constant voltage
voltage
resistance element
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2006536370A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2006033298A1 (ja
Inventor
高志 藤村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rohm Co Ltd
Original Assignee
Rohm Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rohm Co Ltd filed Critical Rohm Co Ltd
Publication of JPWO2006033298A1 publication Critical patent/JPWO2006033298A1/ja
Application granted granted Critical
Publication of JP4558738B2 publication Critical patent/JP4558738B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/01—Shaping pulses
    • H03K5/08—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding
    • H03K5/082—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding with an adaptive threshold
    • H03K5/086—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding with an adaptive threshold generated by feedback
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
    • G01R19/165—Indicating that current or voltage is either above or below a predetermined value or within or outside a predetermined range of values
    • G01R19/16533—Indicating that current or voltage is either above or below a predetermined value or within or outside a predetermined range of values characterised by the application
    • G01R19/16557—Logic probes, i.e. circuits indicating logic state (high, low, O)
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/30—Modifications for providing a predetermined threshold before switching

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Logic Circuits (AREA)
  • Amplifiers (AREA)
JP2006536370A 2004-09-24 2005-09-16 入力回路 Expired - Fee Related JP4558738B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2004277889 2004-09-24
JP2004277889 2004-09-24
PCT/JP2005/017136 WO2006033298A1 (ja) 2004-09-24 2005-09-16 入力回路

Publications (2)

Publication Number Publication Date
JPWO2006033298A1 JPWO2006033298A1 (ja) 2008-05-15
JP4558738B2 true JP4558738B2 (ja) 2010-10-06

Family

ID=36090058

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006536370A Expired - Fee Related JP4558738B2 (ja) 2004-09-24 2005-09-16 入力回路

Country Status (5)

Country Link
US (1) US7414434B2 (enExample)
JP (1) JP4558738B2 (enExample)
CN (1) CN101010878A (enExample)
TW (1) TW200625805A (enExample)
WO (1) WO2006033298A1 (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8218793B2 (en) * 2006-12-11 2012-07-10 Mediatek Inc. Apparatus and muting circuit

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04177913A (ja) * 1990-11-09 1992-06-25 Sony Corp 入力レベル判定回路
JPH0870242A (ja) * 1994-06-23 1996-03-12 Toshiba Corp 遅延回路
JP2003188929A (ja) * 2001-12-17 2003-07-04 Hitachi Ltd 半導体集積回路およびデータ転送システム

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2750796B2 (ja) 1992-09-16 1998-05-13 ローム株式会社 オーディオ用パワーアンプｉｃ
US5627488A (en) * 1994-06-23 1997-05-06 Kabushiki Kaisha Toshiba Delay circuit, oscillation circuit and semiconductor memory device
JP3323119B2 (ja) * 1997-11-28 2002-09-09 株式会社東芝 半導体集積回路装置
US6765417B1 (en) * 2003-05-21 2004-07-20 Ess Technology, Inc. Voltage to current converter
JP4257196B2 (ja) * 2003-12-25 2009-04-22 株式会社東芝 半導体装置および半導体装置の駆動方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04177913A (ja) * 1990-11-09 1992-06-25 Sony Corp 入力レベル判定回路
JPH0870242A (ja) * 1994-06-23 1996-03-12 Toshiba Corp 遅延回路
JP2003188929A (ja) * 2001-12-17 2003-07-04 Hitachi Ltd 半導体集積回路およびデータ転送システム

Also Published As

Publication number Publication date
US20080036495A1 (en) 2008-02-14
CN101010878A (zh) 2007-08-01
TWI346456B (enExample) 2011-08-01
TW200625805A (en) 2006-07-16
JPWO2006033298A1 (ja) 2008-05-15
WO2006033298A1 (ja) 2006-03-30
US7414434B2 (en) 2008-08-19

Similar Documents

Publication Publication Date Title
JP3808880B2 (ja) 熱検知回路
US10454466B1 (en) Biasing cascode transistors of an output buffer circuit for operation over a wide range of supply voltages
US8575930B2 (en) Magnetic detection device
JP4636461B2 (ja) 電源電圧監視回路、および該電源電圧監視回路を備える電子回路
US7106107B2 (en) Reliability comparator with hysteresis
KR100703098B1 (ko) 전압 검출 회로
JP2003005847A (ja) レギュレータ回路
KR101286241B1 (ko) 최대 전압 선택회로
US8558590B2 (en) Reference voltage generator circuit and image processing apparatus
US20090224804A1 (en) Detecting circuit and electronic apparatus using detecting circuit
JP2011223430A (ja) 半導体装置
US8957708B2 (en) Output buffer and semiconductor device
JP2008112251A (ja) 電流検出回路及び電流検出回路を備えたボルテージレギュレータ
US7034598B2 (en) Switching point detection circuit and semiconductor device using the same
US7218169B2 (en) Reference compensation circuit
US6940335B2 (en) Constant-voltage circuit
JP2000505987A (ja) 内部電圧基準出力ドライバ
JP4727294B2 (ja) 電源回路
US6940329B2 (en) Hysteresis circuit used in comparator
US8816726B1 (en) Differential signaling driver
JP3907640B2 (ja) 過電流防止回路
US20030071661A1 (en) Input circuit
JPWO2006033298A1 (ja) 入力回路
US7271614B2 (en) Buffer circuit with current limiting
JP4756701B2 (ja) 電源電圧検出回路

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080808

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100713

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100721

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130730

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees