JP4528449B2 - Driving method and display device of plasma display panel - Google Patents

Driving method and display device of plasma display panel Download PDF

Info

Publication number
JP4528449B2
JP4528449B2 JP2001004483A JP2001004483A JP4528449B2 JP 4528449 B2 JP4528449 B2 JP 4528449B2 JP 2001004483 A JP2001004483 A JP 2001004483A JP 2001004483 A JP2001004483 A JP 2001004483A JP 4528449 B2 JP4528449 B2 JP 4528449B2
Authority
JP
Japan
Prior art keywords
temperature
width
pulse
address
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2001004483A
Other languages
Japanese (ja)
Other versions
JP2002207449A5 (en
JP2002207449A (en
Inventor
敦史 横山
Original Assignee
日立プラズマディスプレイ株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日立プラズマディスプレイ株式会社 filed Critical 日立プラズマディスプレイ株式会社
Priority to JP2001004483A priority Critical patent/JP4528449B2/en
Publication of JP2002207449A publication Critical patent/JP2002207449A/en
Publication of JP2002207449A5 publication Critical patent/JP2002207449A5/ja
Application granted granted Critical
Publication of JP4528449B2 publication Critical patent/JP4528449B2/en
Application status is Expired - Fee Related legal-status Critical
Anticipated expiration legal-status Critical

Links

Images

Description

The present invention relates to a method for driving a plasma display panel (PDP).
[0001]
The PDP is a digital display device composed of binary light emitting cells and is suitable for displaying digital data, and thus has attracted attention as a multimedia monitor. Development of a driving method capable of brighter and multi-gradation display is underway for expanding the application of PDP.
[0002]
[Prior art]
In the display using the AC type PDP, addressing is performed so that an appropriate amount of wall charges exists only in the cells to be lit among the cells arranged in a matrix, and then the display discharge is performed a number of times according to the luminance using the wall charges. The lighting that is generated is maintained. In both the addressing and the lighting maintenance, the pulse width of the pulse to be applied needs to be longer than the discharge delay time (the time from the leading edge of the pulse to the discharge start time). The discharge delay time depends on the environmental temperature. The lower the temperature, the longer the discharge delay time.
[0003]
Conventionally, the pulse width is set based on the lower limit value (for example, 0 ° C.) of the operating temperature range in the specification. That is, the pulse width is selected to be a sufficiently long value so that a desired discharge occurs even under the lowest temperature condition.
[0004]
[Problems to be solved by the invention]
Since the required time for addressing is proportional to the number of rows on the display surface (vertical resolution), the period that can be allocated for display discharge in the frame period becomes shorter as the resolution increases. In addition, the number of frames that can be divided for gradation display is reduced. In order to increase luminance by increasing the number of display discharges or increase gradation by increasing the number of frame divisions, it is desirable to shorten the time required for addressing as much as possible.
[0005]
In the conventional driving method, the pulse width is longer than necessary in the operation at a general environmental temperature that is near the center of the operating temperature range and higher, thereby limiting the increase in brightness and multi-gradation. It was. In addition, since the addressing period is long, there is a problem that the probability of erroneous discharge occurring in a non-selected row is high.
[0006]
An object of the present invention is to realize a high-quality and stable display by effectively using a frame period.
[0007]
[Means for Solving the Problems]
In the present invention, the pulse width of the drive voltage pulse is changed in accordance with the temperature change of the panel surface corresponding to the cell. When the panel surface temperature is relatively low, the pulse width is lengthened, and when the temperature is high, the pulse width is shortened. For example, the operation temperature range is divided into two, and the pulse width is switched depending on whether the panel surface temperature is a low temperature range below the threshold value or a high temperature range exceeding the threshold value. If two or more threshold values are set and multistage switching is performed, the pulse width can be optimized more precisely. It is also possible to continuously change the pulse width following the temperature change. The change of the pulse width can be performed for pulses in any of the processes of addressing, lighting maintenance, and preparation for addressing (charge initialization).
[0008]
By shortening the pulse width, the period allocated to the application of the pulse can be shortened. For example, if the width of a pulse for selecting a row in addressing is shortened, the time can be shortened by the number of rows corresponding to the shortening of each pulse width for one addressing. Specifically, when the maximum delay time of the address discharge at 0 ° C. is 2.0 μs and the maximum delay time at 25 ° C. is 1.0 μs, the shortened amount per pulse is 1.0 μs. In a PDP with 480 rows of VGA specifications, if one frame is divided into 10 subframes and gradation display is performed, the total reduction time is 4.8 ms (= 1.0 μs × 480 × 10). Become. This value is about 28.7% of the frame period (about 16.7 ms). Note that, in the case of interlaced display, when a field constituting a frame is divided into a plurality of subfields, the time can be similarly reduced.
[0009]
If the shortened time is assigned to maintaining the lighting, the number of display discharges can be increased to increase the luminance. The reliability of display discharge may be increased by increasing the pulse width in maintaining the lighting. If the number of subframes is increased, it is possible to diversify the light emission distribution that is effective for improving gradation and preventing false contours. If assigned to addressing preparation, more reliable initialization processing can be performed. Further, when the addressing is shortened, the half-selected period is shortened, so that erroneous discharge can be prevented and the display can be stabilized. Furthermore, by providing a period during which the application of voltage is stopped to calm the charge in the discharge space, erroneous discharge can be prevented and display can be stabilized.
[0010]
DETAILED DESCRIPTION OF THE INVENTION
[Outline of device configuration and drive]
FIG. 1 is a configuration diagram of a display device according to the present invention. The display device 100 includes a surface discharge type PDP 1 having a display surface capable of color display composed of m × n cells, a drive unit 70 that controls light emission of the cells, and a sensor 90 that detects a panel surface temperature. ing. The controller 71 incorporated in the drive unit 70 changes the pulse width of the drive voltage pulse applied to the cell according to the output of the sensor 90. Note that the application of a pulse means that the electrode is temporarily biased to a predetermined potential.
[0011]
In order to generate a desired discharge in all the cells, the pulse width must be longer than the discharge delay time in the cell having the lowest temperature. Therefore, the temperature monitoring by the sensor 90 is performed on a portion of the display surface where the temperature tends to be relatively low. It is desirable to directly measure the temperature inside the cell related to the discharge characteristics such as the electron ion temperature, the MgO film surface temperature, and the phosphor temperature, but the sensor 90 is disposed at a position away from the cell to indirectly control the temperature. You may measure. It is also possible to estimate the cell temperature based on a function of the rear chassis temperature, drive circuit element temperature, time since power-on, display load factor and time. Since the temperature distribution on the display surface depends on the display content, the cells to be lit may concentrate on a part of the display surface and locally rise in temperature. Measuring the temperature at multiple locations increases the reliability of the measurement.
[0012]
FIG. 2 is a diagram showing an electrode arrangement of the PDP. In PDP 1, display electrodes X and Y constituting an electrode pair for generating display discharge are arranged in parallel, and address electrodes A are arranged so as to intersect these display electrodes X and Y. The display electrodes X and Y extend in the row direction (horizontal direction) of the matrix display, and the address electrodes extend in the column direction (vertical direction). In the figure, the suffixes of the reference symbols of the display electrodes X and Y and the address electrode A indicate the arrangement order. The potentials of the display electrodes X and Y are controlled by the X driver 74 and the Y driver 77, and the potential of the address electrode A is controlled by the A driver 80.
[0013]
FIG. 3 is a diagram showing a cell structure of the PDP. The PDP 1 includes a pair of substrate structures (structures in which cell components are provided on a substrate) 10 and 20. Each of the display electrodes X and Y arranged on the inner surface of the front glass substrate 11 includes a transparent conductive film 41 forming a surface discharge gap and a metal film (bus electrode) 42 extending over the entire length of the row. A dielectric layer 17 is provided so as to cover the display electrode pairs X and Y, and magnesia (MgO) is deposited as a protective film 18 on the surface of the dielectric layer 17. On the inner surface of the glass substrate 21 on the back side, one address electrode A is arranged in a row, and a plurality of partition walls 29 in a plan view are formed on the dielectric layer 24 covering these address electrodes A. ing. These partition walls 29 divide the discharge space for each column in the row direction. Then, phosphor layers 28R, 28G, and 28B of three colors of R, G, and B for color display are provided so as to cover the side surfaces of the address electrodes A and the partition walls 29. Italic alphabets R, G, B in the figure indicate the emission color of the phosphor. The phosphor layers 28R, 28G, and 28B are locally excited by the ultraviolet rays emitted by the discharge gas and emit light.
[0014]
FIG. 4 is a conceptual diagram of field division. In displaying a television image by the PDP 1, in order to perform color reproduction by selecting a combination of lighting / non-lighting, a time series field f as an input image is divided into a predetermined number q of subfields sf. That is, each field f is replaced with a set of q subfields sf. Luminance weights U 1 , U 2 , U 3 ,... U q are sequentially assigned to these subfields sf to set the number of display discharges in each subfield sf. In the figure, the subfield arrangement is in the order of weights, but other orders may be used. A field period Tf, which is a field transfer period, is divided into q subfield periods Tsf in accordance with such a field configuration, and one subfield period Tsf is assigned to each subfield SF. Further, the subfield period Tsf is divided into a reset period TR for initialization, an address period TA for addressing, and a display period TS for maintaining lighting. While the length of the reset period TR and the address period TA does not depend on the weight, the length of the display period TS is longer as the weight is larger. Therefore, the length of the subfield period Tsf is longer as the weight of the corresponding subfield sf is larger.
[0015]
FIG. 5 is a voltage waveform diagram showing an outline of the drive sequence. The order of the reset period TR, the address period TA, and the display period TS is common in q subfields sf, and the drive sequence is repeated for each subfield. Note that the amplitude, polarity, and timing of the waveform can be variously changed. The erasure address format is not limited to the illustrated write address format.
[0016]
In the reset period TR, a positive pulse Pry1 and a negative pulse Pry2 are sequentially applied to all the display electrodes Y. Simultaneously with the application of the pulse Pry1, a negative pulse Prx is applied to all the display electrodes X, and then the display electrodes X are biased to a positive potential. A combined voltage obtained by adding the amplitudes of the pulses applied to the display electrodes X and Y is applied to the cell. The pulse Pry1 is applied in order to generate an appropriate wall voltage having the same polarity in all the cells regardless of lighting / non-lighting in the previous subfield. The wall voltage can be adjusted to a value corresponding to the difference between the discharge start voltage and the pulse amplitude by applying the pulse Pry2 to a cell in which an appropriate wall charge exists. Initialization (equalization of charge) in this example is to make the electric field state in all cells the same when an address voltage is applied.
[0017]
In the address period TA, wall charges necessary for maintaining lighting are formed only in the cells to be lit. In a state where all the display electrodes X and all the display electrodes Y are biased to a predetermined potential, a negative scan pulse Py is applied to one display electrode Y corresponding to the selected row every row selection period (scanning cycle). Simultaneously with the row selection by the application of the scan pulse Py, the address pulse Pa is applied only to the address electrode A corresponding to the selected cell in which the address discharge is to be generated. In the selected cell, a discharge is generated between the display electrode Y and the address electrode A, which is used as a trigger to generate a surface discharge between the display electrodes. These series of discharges are address discharges. Wall charges are formed in the dielectric layer 17 by the address discharge, and a wall voltage necessary for maintaining lighting is generated between the display electrodes.
[0018]
In the display period TS, the positive sustain pulse Ps1 is alternately applied to the display electrode Y and the display electrode X. By the first application to the display electrode Y, the cell voltage exceeds the discharge start voltage in the selected cell, and surface discharge between the display electrodes occurs. Since the wall charges having the opposite polarity to the previous one are formed by the surface discharge, the surface discharge occurs again in the selected cell by the application of the sustain pulse Ps to the display electrode X. Similarly, a surface discharge is generated in the selected cell every time the sustain pulse Ps is applied thereafter. In the display period TS, the address electrode A is biased to a potential having the same polarity as the sustain pulse Ps in order to prevent unnecessary discharge.
[0019]
In such a drive sequence, the pulse width of the pulse applied to cause discharge is changed in accordance with the panel surface temperature change.
[Pulse width switching]
FIG. 6 is a diagram showing a first example of changing the drive waveform. In the first example, the pulse width of the address pulse Pa is switched in two steps, and the number of times of applying the sustain pulse Ps is changed in accordance with the increase / decrease of the address period TA.
[0020]
When the panel surface temperature is lower than a preset threshold value, a scan pulse Py L and an address pulse Pa L having a relatively long pulse width W L are applied. The length of the address period TA L becomes greater than or equal to n times the pulse width W L (n is the number of rows). In the figure, for convenience, the application period of the scan pulse Py L is a pulse width W L.
[0021]
On the other hand, when the panel surface temperature is high, a scan pulse Py H and an address pulse Pa H having a relatively short pulse width W H are applied. The length of the address period TA H, as compared with the address period TA L when the temperature is low ΔT [= (W L -W H) × n ] only short. By assigning the shortened amount ΔT in sustaining, it is longer than the sustain period TS L when the sustain period TS H temperature is low. The luminance can be increased by applying more sustain pulses Ps as much as the length increases. In the figure, the hatched sustain pulse Ps is an additional portion.
[0022]
FIG. 7 is a diagram showing a second example of changing the drive waveform. In the second example, the pulse width of the address pulse Pa is switched in two steps, and according to the increase / decrease of the address period TA, any timing from the end of the lighting maintenance to the start of the addressing of the next subfield The length of the blank period (ΔT) in is changed. That is, the start timing of the sustain period TS is variable, when the panel surface temperature is high, for a time period from the end of the sustain period TS following drawing in the address period TA H to the start of the reset period TR of the next subframe, the display electrodes X, Y and the address electrode A are kept at the ground potential. However, it is only necessary to substantially stop the voltage application to the cell, and the bias potential of each electrode can be selected within a range where there is no possibility of erroneous discharge. If the blank period is lengthened when the panel temperature is high, the space charge is calmed and subsequent erroneous discharge is less likely to occur. Further, the length of the reset period TR may be changed according to the increase / decrease of the address period TA. This makes it possible to perform more reliable initialization processing when the panel temperature is high.
[0023]
FIG. 8 is a diagram showing a third example of changing the drive waveform. In the third example, two stages of switching are performed for the pulse widths of the pulses Prx, Pry1, and Pry2 for initialization. When the panel surface temperature is low, pulses Prx L , Pry1 L and Pry2 L having relatively long pulse widths W1 L and W2 L are applied. When the panel surface temperature is high, pulses Prx H , Pry1 H , Pry2 H with relatively short pulse widths W1 H and W2 H are applied. And the time for the shortening by this is used effectively. That is, the brightness is increased by assigning it to maintain the lighting, the image quality is improved by increasing the number of subfields, or erroneous discharge is prevented by setting the blank period.
[0024]
FIG. 9 is a diagram showing a fourth example of changing the drive waveform. In the fourth example, two stages of switching are performed for the pulse width of the sustain pulse Ps. When the panel surface temperature is low, a sustain pulse Ps L having a relatively long pulse width Ws L is applied. When the panel surface temperature is high, a sustain pulse Ps H having a relatively short pulse width Ws H is applied. Since the pulse width Ws H is short, the brightness can be increased by applying more sustain pulses Ps H when the panel surface temperature is high than when the panel surface temperature is low. Image quality can be improved by increasing the number of subfields. It is also possible to assign a shortened time to the reset period TR and perform highly reliable initialization processing, thereby expanding the voltage margin for addressing and lighting maintenance.
[0025]
In the above first to fourth examples, the pulse width is changed by dividing the operating temperature range into two parts with the threshold Tth as a boundary as shown in FIG. It was a two-stage change in which the pulse width was switched depending on which value was in the high temperature range exceeding. If two or more threshold values Tth1 and Tth2 are set and switching is performed in multiple stages as shown in FIG. 10B, the pulse width can be optimized more precisely. Furthermore, as shown in FIG. 10C, the pulse width can be continuously changed by following the temperature change. Whether the tracking characteristic is non-linear or linear depends on the temperature dependence of the discharge characteristics.
[0026]
【The invention's effect】
According to the first to ninth aspects of the invention, it is possible to realize a high-quality and stable display by effectively using the frame period.
[Brief description of the drawings]
FIG. 1 is a configuration diagram of a display device according to the present invention.
FIG. 2 is a diagram showing an electrode arrangement of a PDP.
FIG. 3 is a diagram illustrating a cell structure of a PDP.
FIG. 4 is a conceptual diagram of field division.
FIG. 5 is a voltage waveform diagram showing an outline of a drive sequence.
FIG. 6 is a diagram illustrating a first example of changing a drive waveform.
FIG. 7 is a diagram showing a second example of changing a drive waveform.
FIG. 8 is a diagram illustrating a third example of changing a drive waveform.
FIG. 9 is a diagram showing a fourth example of changing a drive waveform.
FIG. 10 is a diagram showing a form of changing a pulse width.
[Explanation of symbols]
1 PDP (Plasma Display Panel)
ES display surface Py scan pulse Pa address pulse Ps sustain TA address period TS display period 90 sensors W L, W H pulse width Tth, Tth1, Tth2 threshold (set temperature)

Claims (16)

  1. In a driving method of a plasma display panel that displays using a subfield having at least an address period,
    When the temperature is the first temperature, an address pulse having a first width is applied to the address electrode in the address period, and a scan pulse having a width corresponding to the address pulse having the first width is applied to the display electrode. Applied,
    When the temperature is a second temperature higher than the first temperature, an address pulse having a second width shorter than the first width is applied to the address electrode in the address period , and the second A driving method of a plasma display panel, wherein a scan pulse having a width corresponding to an address pulse having a width of 2 is applied to the display electrode .
  2. The driving method of the plasma display panel according to claim 1,
    If the temperature is the first temperature, the length of the address period is the first length,
    When the temperature is the second temperature, the driving method of the plasma display panel, wherein the length of the address period is a second length shorter than the first length .
  3. The method for driving a plasma display panel according to claim 1 or 2,
    When the temperature is a third temperature higher than the second temperature, the width of the address pulse is set to a third width shorter than the second width, and the width of the scan pulse is set to the third width. A method for driving a plasma display panel, characterized in that the width corresponds to an address pulse .
  4. The method of driving a plasma display panel according to claim 3,
    When the temperature is the first temperature, the width of the scan pulse is the first width,
    When the temperature is the second temperature higher than the first temperature, the width of the scan pulse is a second width shorter than the first width,
    The method of driving a plasma display panel , wherein when the temperature is a third temperature higher than the second temperature, the width of the scan pulse is a third width shorter than the second width .
  5. The method for driving a plasma display panel according to any one of claims 1 to 4,
    A method for driving a plasma display panel, wherein a reset pulse including a positive pulse whose voltage value increases with the elapse of time is applied to the display electrode in a reset period .
  6. The method for driving a plasma display panel according to any one of claims 1 to 5,
    A method for driving a plasma display panel, wherein a reset pulse including a negative pulse whose voltage value decreases with the passage of time is applied to the display electrode in a reset period .
  7. The method for driving a plasma display panel according to any one of claims 1 to 6,
    A driving method of a plasma display panel , wherein an arrival potential of a scan pulse applied to the display electrode in an address period is lower than an arrival potential of a negative reset pulse applied to the display electrode in a reset period .
  8. The method for driving a plasma display panel according to any one of claims 1 to 7,
    A driving method of a plasma display panel , wherein a constant potential is applied to the display electrode when a cell is not selected in an address period .
  9. In a display device that displays using a subfield having at least an address period,
    A plasma display panel and a driving unit for driving the plasma display panel;
    The plasma display panel is:
    An address electrode formed on the first substrate and extending in the first direction;
    A display electrode formed on a second substrate facing the first substrate and extending in a second direction intersecting the first direction,
    The drive unit is
    A first driver for applying a pulse to the address electrode;
    A second driver for applying a pulse to the display electrode;
    A temperature detector for detecting the temperature,
    When the temperature is the first temperature, the first driving unit applies an address pulse having a first width to the address electrode in an address period, and corresponds to the address pulse having the first width. Applying a scan pulse having a first width to the display electrode,
    When the temperature is a second temperature higher than the first temperature, an address pulse having a second width shorter than the first width is applied to the address electrode in the address period, and the second A display device, wherein a scan pulse having a second width corresponding to an address pulse having a width of 2 is applied to the display electrode .
  10. The display device according to claim 9, wherein
    If the temperature is the first temperature, the length of the address period is the first length,
    When the temperature is the second temperature, the display device is characterized in that the length of the address period is a second length shorter than the first length .
  11. The display device according to claim 9 or 10,
    When the temperature is a third temperature higher than the second temperature, the width of the address pulse is set to a third width shorter than the second width, and the width of the scan pulse is set to the third width. A display device having a third width corresponding to an address pulse .
  12. The display device according to claim 11,
    When the temperature is the first temperature, the width of the scan pulse is the first width,
    When the temperature is the second temperature higher than the first temperature, the width of the scan pulse is a second width shorter than the first width,
    When the temperature is a third temperature higher than the second temperature, the width of the scan pulse is set to a third width shorter than the second width .
  13. The display device according to any one of claims 9 to 12,
    In the reset period, the second driving unit applies a reset pulse including a positive pulse whose voltage value increases with the lapse of time to the display electrode .
  14. The display device according to any one of claims 9 to 13,
    The display device, wherein the second driving unit applies a reset pulse including a negative pulse whose voltage value decreases with time in the reset period to the display electrode .
  15. The display device according to any one of claims 9 to 14,
    A display device, wherein an arrival potential of a scan pulse applied to the display electrode in an address period is lower than an arrival potential of a negative reset pulse applied to the display electrode in a reset period .
  16. The display device according to any one of claims 9 to 15,
    A display device, wherein a constant potential is applied to the display electrode when a cell is not selected in an address period .
JP2001004483A 2001-01-12 2001-01-12 Driving method and display device of plasma display panel Expired - Fee Related JP4528449B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001004483A JP4528449B2 (en) 2001-01-12 2001-01-12 Driving method and display device of plasma display panel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001004483A JP4528449B2 (en) 2001-01-12 2001-01-12 Driving method and display device of plasma display panel

Publications (3)

Publication Number Publication Date
JP2002207449A JP2002207449A (en) 2002-07-26
JP2002207449A5 JP2002207449A5 (en) 2008-07-24
JP4528449B2 true JP4528449B2 (en) 2010-08-18

Family

ID=18872668

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001004483A Expired - Fee Related JP4528449B2 (en) 2001-01-12 2001-01-12 Driving method and display device of plasma display panel

Country Status (1)

Country Link
JP (1) JP4528449B2 (en)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7215316B2 (en) 2001-10-25 2007-05-08 Lg Electronics Inc. Apparatus and method for driving plasma display panel
EP1387344A3 (en) 2002-08-01 2006-07-26 Lg Electronics Inc. Method and apparatus for driving plasma display panel
KR100472353B1 (en) * 2002-08-06 2005-02-21 엘지전자 주식회사 Driving method and apparatus of plasma display panel
US7102596B2 (en) * 2002-09-12 2006-09-05 Lg Electronics Inc. Method and apparatus for driving plasma display panel
JP2005017346A (en) * 2003-06-23 2005-01-20 Matsushita Electric Ind Co Ltd Plasma display device
JP4504647B2 (en) 2003-08-29 2010-07-14 パナソニック株式会社 Plasma display device
KR100952383B1 (en) 2003-09-16 2010-04-14 엘지전자 주식회사 Apparatus and method for preventing wrong discharge for display having pdp panel
JP4819315B2 (en) * 2004-02-20 2011-11-24 日立プラズマディスプレイ株式会社 Plasma display and driving method thereof
EP1585096A3 (en) * 2004-04-02 2008-04-09 Lg Electronics Inc. Plasma display device and method of driving the same
JP4891561B2 (en) * 2004-04-14 2012-03-07 パナソニック株式会社 Plasma display device and driving method thereof
JP4636846B2 (en) * 2004-10-08 2011-02-23 パナソニック株式会社 Plasma display device
KR100589248B1 (en) 2004-11-05 2006-06-19 엘지전자 주식회사 Method and apparatus for driving plasma display panel
KR100573167B1 (en) 2004-11-12 2006-04-17 삼성에스디아이 주식회사 Driving method of plasma display panel
KR100625530B1 (en) 2004-12-09 2006-09-20 엘지전자 주식회사 Driving Method for Plasma Display Panel
JP4665548B2 (en) * 2005-02-25 2011-04-06 パナソニック株式会社 Driving method of plasma display panel
JP2006284729A (en) * 2005-03-31 2006-10-19 Matsushita Electric Ind Co Ltd Driving method for ac type plasma display panel
KR100647688B1 (en) * 2005-04-19 2006-11-23 삼성에스디아이 주식회사 Method for driving plasma display panel
KR100599696B1 (en) 2005-05-25 2006-07-05 삼성에스디아이 주식회사 Plasma display device and power device thereof
KR100708691B1 (en) * 2005-06-11 2007-04-17 삼성에스디아이 주식회사 Method for driving plasma display panel and plasma display panel driven by the same method
US8026869B2 (en) 2005-06-20 2011-09-27 Fujitsu Hitachi Plasma Display Limited Plasma display driving method and apparatus
KR100980069B1 (en) * 2005-09-29 2010-09-03 삼성에스디아이 주식회사 Plasma display panel and method for driving same
KR100696641B1 (en) * 2005-10-17 2007-03-19 삼성에스디아이 주식회사 Plasma display device
KR101083195B1 (en) * 2006-02-28 2011-11-11 파나소닉 주식회사 Plasma display panel drive method and plasma display device
JP5070745B2 (en) * 2006-06-14 2012-11-14 パナソニック株式会社 Plasma display apparatus and driving method of plasma display panel
CN101356561B (en) * 2006-08-31 2010-08-18 Matsushita Electric Ind Co Ltd Plasma display and driving method of driving plasma display panel
JP5228317B2 (en) * 2006-12-07 2013-07-03 パナソニック株式会社 Plasma display apparatus and driving method of plasma display panel
JP5092377B2 (en) * 2006-12-07 2012-12-05 パナソニック株式会社 Plasma display apparatus and driving method of plasma display panel
KR100838084B1 (en) 2007-04-09 2008-06-16 삼성에스디아이 주식회사 Discharge display panel performing adaptive initialization
KR101178704B1 (en) * 2007-04-18 2012-08-30 파나소닉 주식회사 Plasma display device and its driving method
JP5245281B2 (en) * 2007-04-20 2013-07-24 パナソニック株式会社 Driving method of plasma display device
KR100839762B1 (en) * 2007-04-26 2008-06-19 삼성에스디아이 주식회사 Plasma display device and driving method thereof

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0981071A (en) * 1995-09-18 1997-03-28 Hitachi Ltd Plasma display panel
JPH10207427A (en) * 1997-01-21 1998-08-07 Victor Co Of Japan Ltd Driving method for plasma display panel display device and driving control device
JPH10207426A (en) * 1997-01-21 1998-08-07 Victor Co Of Japan Ltd Method of driving plasma display panel display device and drive controller therefor
JPH1138930A (en) * 1997-07-22 1999-02-12 Fujitsu Ltd Driving circuit for plane display device
JP2000227780A (en) * 1999-02-08 2000-08-15 Mitsubishi Electric Corp Gas discharging type display device and its driving method
JP2002099243A (en) * 2000-09-26 2002-04-05 Matsushita Electric Ind Co Ltd Display device and driving method thereof
JP2008146102A (en) * 2008-02-28 2008-06-26 Hitachi Plasma Display Ltd Driving method of plasma display panel
JP2008225496A (en) * 2008-05-07 2008-09-25 Hitachi Plasma Display Ltd Driving method of plasma display panel
JP2008268962A (en) * 2008-05-07 2008-11-06 Hitachi Plasma Display Ltd Driving method of plasma display panel

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0981071A (en) * 1995-09-18 1997-03-28 Hitachi Ltd Plasma display panel
JPH10207427A (en) * 1997-01-21 1998-08-07 Victor Co Of Japan Ltd Driving method for plasma display panel display device and driving control device
JPH10207426A (en) * 1997-01-21 1998-08-07 Victor Co Of Japan Ltd Method of driving plasma display panel display device and drive controller therefor
JPH1138930A (en) * 1997-07-22 1999-02-12 Fujitsu Ltd Driving circuit for plane display device
JP2000227780A (en) * 1999-02-08 2000-08-15 Mitsubishi Electric Corp Gas discharging type display device and its driving method
JP2002099243A (en) * 2000-09-26 2002-04-05 Matsushita Electric Ind Co Ltd Display device and driving method thereof
JP2008146102A (en) * 2008-02-28 2008-06-26 Hitachi Plasma Display Ltd Driving method of plasma display panel
JP2008225496A (en) * 2008-05-07 2008-09-25 Hitachi Plasma Display Ltd Driving method of plasma display panel
JP2008268962A (en) * 2008-05-07 2008-11-06 Hitachi Plasma Display Ltd Driving method of plasma display panel

Also Published As

Publication number Publication date
JP2002207449A (en) 2002-07-26

Similar Documents

Publication Publication Date Title
KR100388842B1 (en) Method for driving plasma display panel
JP3560143B2 (en) Driving method and driving circuit for plasma display panel
JP4481131B2 (en) Plasma display device
JP3455141B2 (en) The driving method of plasma display panel
JP3423865B2 (en) Ac type pdp driving method and plasma display device
JP3499058B2 (en) Driving method of plasma display and plasma display device
US7642993B2 (en) Driving method of plasma display panel
JP4504647B2 (en) Plasma display device
EP0866439A1 (en) Method of initialising cells in an AC plasma display panel
KR100264088B1 (en) Driving method and display device of ac plasma display panel
US6054970A (en) Method for driving an ac-driven PDP
DE60125918T2 (en) Method and device for driving a plasma picture screen
JP3529737B2 (en) Driving method of plasma display panel and display device
US7339553B2 (en) Plasma display
KR19980070436A (en) A control method of a data pulse periodic impact surface discharge AC plasma display with a driver for changing the coefficient of the panel
US6181305B1 (en) Method for driving an AC type surface discharge plasma display panel
EP0987676B1 (en) Method of driving plasma display panel and display apparatus
KR20030082354A (en) Display device and plasma display device
JP2004029412A (en) Method of driving plasma display panel
JP2001255848A (en) Method and device for driving ac type pdp
US7463220B2 (en) Plasma display device and method of driving plasma display panel
JP2000020021A (en) Method for driving plasma display panel
JP2006301622A (en) Method of driving plasma display panel
JP4636901B2 (en) Plasma display apparatus and driving method thereof
CN100363965C (en) Plasma display apparatus

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20071207

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20080404

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20080404

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080507

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080507

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20091211

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20100120

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100202

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100323

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100601

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100607

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130611

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130611

Year of fee payment: 3

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees