JP4409528B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP4409528B2 JP4409528B2 JP2006114188A JP2006114188A JP4409528B2 JP 4409528 B2 JP4409528 B2 JP 4409528B2 JP 2006114188 A JP2006114188 A JP 2006114188A JP 2006114188 A JP2006114188 A JP 2006114188A JP 4409528 B2 JP4409528 B2 JP 4409528B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor device
- inner lead
- semiconductor element
- sealing resin
- die pad
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
Landscapes
- Lead Frames For Integrated Circuits (AREA)
Description
2 半導体素子
3 インナーリード部
4 金属細線
5 封止樹脂
6 アウターリード部
7 両面配線基板
8 スルーホール
9 外部端子
10 開口部
11 外部端子
12 テープ部材
13 曲面
14 肉厚部
15 外部端子
16 切断部
17 放熱板設置部
18 放熱板
19 フレーム枠
20 吊りリード部
21 ストッパー部
22 孔部
Claims (3)
- ダイパッド部上に搭載された半導体素子と、前記半導体素子とインナーリード部とを接続した金属細線と、前記半導体素子、ダイパッド部および金属細線領域を封止した封止樹脂とよりなる半導体装置であって、
前記インナーリード部は、各下面が前記封止樹脂の下面から露出する複数の外部端子を有し、
前記インナーリード部には、前記複数の外部端子のうち互いに隣り合う外部端子間を分離する切断部が形成され、
開口部の根本部分である前記封止樹脂と前記インナーリード部との界面付近の形状はRを有した曲面が形成されていることを特徴とする半導体装置。 - 前記開口部の根本部分の形状は、前記インナーリード部の下面側から前記外部端子の下面側に向かって開口幅が大きくなる形状であることを特徴とする請求項1に記載の半導体装置。
- 前記インナーリード部はダイパッド部方向に向いた矢印形状のストッパー部と孔部を有していることを特徴とする請求項1又は2に記載の半導体装置。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006114188A JP4409528B2 (ja) | 2006-04-18 | 2006-04-18 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006114188A JP4409528B2 (ja) | 2006-04-18 | 2006-04-18 | 半導体装置 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3532699A Division JP2000236058A (ja) | 1999-02-15 | 1999-02-15 | 半導体装置及びその製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2006196930A JP2006196930A (ja) | 2006-07-27 |
JP4409528B2 true JP4409528B2 (ja) | 2010-02-03 |
Family
ID=36802690
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2006114188A Expired - Fee Related JP4409528B2 (ja) | 2006-04-18 | 2006-04-18 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4409528B2 (ja) |
-
2006
- 2006-04-18 JP JP2006114188A patent/JP4409528B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2006196930A (ja) | 2006-07-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8102035B2 (en) | Method of manufacturing a semiconductor device | |
US6638790B2 (en) | Leadframe and method for manufacturing resin-molded semiconductor device | |
US6838315B2 (en) | Semiconductor device manufacturing method wherein electrode members are exposed from a mounting surface of a resin encapsulator | |
JP4860939B2 (ja) | 半導体装置 | |
US20120015479A1 (en) | Semiconductor Package with a Mold Material Encapsulating a Chip and a Portion of a Lead Frame | |
JP2005057067A (ja) | 半導体装置およびその製造方法 | |
JP2003249607A (ja) | 半導体装置及びその製造方法、回路基板並びに電子機器 | |
JP7089388B2 (ja) | 半導体装置および半導体装置の製造方法 | |
JP3664045B2 (ja) | 半導体装置の製造方法 | |
JP2013098332A (ja) | リードフレームおよび半導体装置 | |
JP2004207275A (ja) | 回路装置およびその製造方法 | |
JP5642473B2 (ja) | Bga半導体パッケージおよびその製造方法 | |
US20230395483A1 (en) | Semiconductor device | |
JP5378643B2 (ja) | 半導体装置及びその製造方法 | |
JP2000299423A (ja) | リードフレームおよびそれを用いた半導体装置ならびにその製造方法 | |
JPH0558657B2 (ja) | ||
JP4409528B2 (ja) | 半導体装置 | |
JP2006237503A (ja) | 半導体装置およびその製造方法 | |
JP2006147918A (ja) | 半導体装置 | |
JP2000286372A (ja) | 半導体装置の製造方法 | |
JP2000286375A (ja) | 半導体装置 | |
JP2000286376A (ja) | 半導体装置の製造方法 | |
JP2000236058A (ja) | 半導体装置及びその製造方法 | |
JP4994883B2 (ja) | 樹脂封止型半導体装置 | |
JPH10154768A (ja) | 半導体装置及びその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Effective date: 20060426 Free format text: JAPANESE INTERMEDIATE CODE: A621 |
|
A977 | Report on retrieval |
Effective date: 20080716 Free format text: JAPANESE INTERMEDIATE CODE: A971007 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20080722 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080919 |
|
RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20080919 |
|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20081014 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090728 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090925 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Effective date: 20091020 Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20091111 |
|
R150 | Certificate of patent (=grant) or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 3 Free format text: PAYMENT UNTIL: 20121120 |
|
LAPS | Cancellation because of no payment of annual fees |