JP4080696B2 - 半導体集積回路 - Google Patents

半導体集積回路 Download PDF

Info

Publication number
JP4080696B2
JP4080696B2 JP2001005114A JP2001005114A JP4080696B2 JP 4080696 B2 JP4080696 B2 JP 4080696B2 JP 2001005114 A JP2001005114 A JP 2001005114A JP 2001005114 A JP2001005114 A JP 2001005114A JP 4080696 B2 JP4080696 B2 JP 4080696B2
Authority
JP
Japan
Prior art keywords
power supply
potential
internal power
node
external power
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2001005114A
Other languages
English (en)
Japanese (ja)
Other versions
JP2002208851A (ja
JP2002208851A5 (https=
Inventor
真太郎 林
一芳 村岡
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP2001005114A priority Critical patent/JP4080696B2/ja
Publication of JP2002208851A publication Critical patent/JP2002208851A/ja
Publication of JP2002208851A5 publication Critical patent/JP2002208851A5/ja
Application granted granted Critical
Publication of JP4080696B2 publication Critical patent/JP4080696B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Read Only Memory (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Electronic Switches (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
JP2001005114A 2001-01-12 2001-01-12 半導体集積回路 Expired - Fee Related JP4080696B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001005114A JP4080696B2 (ja) 2001-01-12 2001-01-12 半導体集積回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001005114A JP4080696B2 (ja) 2001-01-12 2001-01-12 半導体集積回路

Publications (3)

Publication Number Publication Date
JP2002208851A JP2002208851A (ja) 2002-07-26
JP2002208851A5 JP2002208851A5 (https=) 2005-08-25
JP4080696B2 true JP4080696B2 (ja) 2008-04-23

Family

ID=18873200

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001005114A Expired - Fee Related JP4080696B2 (ja) 2001-01-12 2001-01-12 半導体集積回路

Country Status (1)

Country Link
JP (1) JP4080696B2 (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4996046B2 (ja) * 2004-08-30 2012-08-08 富士通セミコンダクター株式会社 半導体装置の中間電位生成回路
KR100623598B1 (ko) * 2004-12-28 2006-09-14 주식회사 하이닉스반도체 내부 전원전압 발생장치를 구비하는 반도체메모리소자
JP2008077705A (ja) * 2006-09-19 2008-04-03 Fujitsu Ltd 半導体記憶装置

Also Published As

Publication number Publication date
JP2002208851A (ja) 2002-07-26

Similar Documents

Publication Publication Date Title
US10503189B1 (en) Voltage regulator and dynamic bleeder current circuit
US7417476B1 (en) Power-on-reset circuit with output reset to ground voltage during power off
KR19980071694A (ko) 승압 회로 및 반도체 기억 장치
JP3756961B2 (ja) 半導体メモリ装置のチップ初期化信号発生回路
US6346834B1 (en) Power on reset circuit
CN110957713B (zh) 一种静电放电箝位电路
KR100302589B1 (ko) 기준전압발생기의스타트업회로
JPH04351791A (ja) 半導体メモリー装置のデータ入力バッファー
US7482847B2 (en) Power-on reset circuit
JPH07312542A (ja) リセット回路
US7099223B2 (en) Semiconductor memory device
US6175263B1 (en) Back bias generator having transfer transistor with well bias
JP4080696B2 (ja) 半導体集積回路
JPS61222318A (ja) パワ−オンリセツト回路
US6285242B1 (en) Reference voltage shifter
US5361000A (en) Reference potential generating circuit
US11720127B2 (en) Amplifier and voltage generation circuit including the same
KR100548557B1 (ko) 반도체 장치의 내부 전원발생장치
JP4578882B2 (ja) 半導体集積回路
CN109617543B (zh) 一种精确控制检测阈值的加速掉电和复位方法及电路
KR100605591B1 (ko) 반도체 소자의 승압전압 발생기
KR100642402B1 (ko) 반도체 장치의 초기화 신호 발생회로
US20050012531A1 (en) Power-on reset circuit
KR100585144B1 (ko) 차아지 펌핑 효율을 유지하는 승압 전압 발생 회로
US20120062284A1 (en) Low-voltage data retention circuit and method

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050223

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050223

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070326

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070515

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070717

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080205

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20080207

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110215

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110215

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees