JP4031000B2 - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法 Download PDFInfo
- Publication number
- JP4031000B2 JP4031000B2 JP2005006678A JP2005006678A JP4031000B2 JP 4031000 B2 JP4031000 B2 JP 4031000B2 JP 2005006678 A JP2005006678 A JP 2005006678A JP 2005006678 A JP2005006678 A JP 2005006678A JP 4031000 B2 JP4031000 B2 JP 4031000B2
- Authority
- JP
- Japan
- Prior art keywords
- film
- type
- region
- manufacturing
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/82345—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823842—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/09—Manufacture or treatment with simultaneous manufacture of the peripheral circuit region and memory cells
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Electrodes Of Semiconductors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Description
102,202 ゲート酸窒化膜
102a,202a シリコン酸化膜
103a,203a アモルファスシリコン
103n,203n N型ポリシリコン膜
103p,203p P型ポリシリコン膜
104,105,204,205 レジスト膜
106,206 WSi膜
107 WN膜
108 W膜
109 シリコン窒化膜
110n,210n N型ポリメタルゲート電極
110p,210p P型ポリメタルゲート電極
300 インバータ
301 PMOSトランジスタ
302 NMOSトランジスタ
N,P 領域
IN 入力
OUT 出力
Claims (7)
- 半導体基板の第1の領域及び第2の領域上にシリコン膜を形成する第1の工程と、
前記第1の領域上の前記シリコン膜に選択的にP型不純物をイオン注入する第2の工程と、
第1の熱処理を行い、前記シリコン膜に注入された前記P型不純物を活性化させる第3の工程と、
前記第3の工程の後、前記第2の領域上の前記シリコン膜に選択的にN型不純物を注入する第4の工程と、
前記第4の工程の後、前記シリコン膜上にCVD法によりシリサイド膜を形成する第5の工程と、
第2の熱処理を行い、前記シリサイド膜に含まれるガスを放出させると共に前記N型不純物を活性化させる第6の工程と
前記シリサイド膜上に、バリアメタル膜及び金属膜をこの順で形成する第7の工程と、
前記バリアメタル膜、前記金属膜及び前記シリコン膜をパターニングして、前記第1の領域にP型ポリメタルゲート電極を、前記第2の領域にN型ポリメタルゲート電極を形成する第8の工程を備える半導体装置の製造方法。 - 前記シリサイド膜がタングステンシリサイド(WSi)膜である請求項1記載の半導体装置の製造方法。
- 前記シリサイド膜の膜厚が2〜10nmである請求項1又は2記載の半導体装置の製造方法。
- 前記バリアメタル膜が窒化タングステン(WN)膜であり、前記金属膜がタングステン(W)膜である請求項1乃至3のいずれか1項に記載の半導体装置の製造方法。
- 前記第2の熱処理が、780〜850℃で行われる請求項1乃至4のいずれか1項に記載の半導体装置の製造方法。
- 前記第1の熱処理が、前記第2の熱処理よりも高温且つ短時間で行われる請求項1乃至5のいずれか1項に記載の半導体装置の製造方法。
- 前記第1の工程において前記シリコン膜がアモルファスシリコンであり、前記第1の熱処理により前記シリコン膜がポリシリコンとなる請求項1乃至6のいずれか1項に記載の半導体装置の製造方法。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005006678A JP4031000B2 (ja) | 2005-01-13 | 2005-01-13 | 半導体装置の製造方法 |
TW095100594A TWI320222B (en) | 2005-01-13 | 2006-01-06 | Method of manufacturing semiconductor device |
CNB2006100057895A CN100454517C (zh) | 2005-01-13 | 2006-01-06 | 制作半导体器件的方法 |
US11/328,225 US7413968B2 (en) | 2005-01-13 | 2006-01-10 | Method of manufacturing semiconductor device having gate electrodes of polymetal gate and dual-gate structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005006678A JP4031000B2 (ja) | 2005-01-13 | 2005-01-13 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2006196689A JP2006196689A (ja) | 2006-07-27 |
JP4031000B2 true JP4031000B2 (ja) | 2008-01-09 |
Family
ID=36653819
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2005006678A Active JP4031000B2 (ja) | 2005-01-13 | 2005-01-13 | 半導体装置の製造方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US7413968B2 (ja) |
JP (1) | JP4031000B2 (ja) |
CN (1) | CN100454517C (ja) |
TW (1) | TWI320222B (ja) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4504300B2 (ja) * | 2005-11-11 | 2010-07-14 | 株式会社東芝 | 半導体装置およびその製造方法 |
KR100844958B1 (ko) * | 2006-12-27 | 2008-07-09 | 주식회사 하이닉스반도체 | 이중 확산배리어를 구비한 반도체소자 및 그의 제조 방법 |
US7781333B2 (en) | 2006-12-27 | 2010-08-24 | Hynix Semiconductor Inc. | Semiconductor device with gate structure and method for fabricating the semiconductor device |
US8951895B2 (en) * | 2009-11-30 | 2015-02-10 | Georgia Tech Research Corporation | Complementary doping methods and devices fabricated therefrom |
CN101789369A (zh) * | 2010-01-28 | 2010-07-28 | 上海宏力半导体制造有限公司 | 多金属钨栅极刻蚀方法 |
JP2011175231A (ja) | 2010-01-29 | 2011-09-08 | Denso Corp | 地図データ |
CN101866844B (zh) * | 2010-05-12 | 2015-04-22 | 上海华虹宏力半导体制造有限公司 | 多晶硅刻蚀方法 |
US20160086805A1 (en) * | 2014-09-24 | 2016-03-24 | Qualcomm Incorporated | Metal-gate with an amorphous metal layer |
CN110379815A (zh) * | 2019-07-25 | 2019-10-25 | 上海华力微电子有限公司 | Sonos存储器的形成方法及sonos存储器 |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2827962B2 (ja) | 1995-04-28 | 1998-11-25 | 日本電気株式会社 | 半導体装置の製造方法 |
JPH0951040A (ja) | 1995-08-07 | 1997-02-18 | Sony Corp | 半導体装置の製造方法 |
JP3518122B2 (ja) | 1996-01-12 | 2004-04-12 | ソニー株式会社 | 半導体装置の製造方法 |
JPH09246206A (ja) | 1996-03-05 | 1997-09-19 | Sony Corp | ゲート電極の形成方法 |
US6136678A (en) * | 1998-03-02 | 2000-10-24 | Motorola, Inc. | Method of processing a conductive layer and forming a semiconductor device |
JP3250526B2 (ja) | 1998-09-01 | 2002-01-28 | 日本電気株式会社 | 半導体装置及びその製造方法 |
US6524904B1 (en) * | 1999-04-20 | 2003-02-25 | Matsushita Electric Industrial Co., Ltd. | Method of fabricating semiconductor device |
US6281064B1 (en) * | 1999-06-04 | 2001-08-28 | International Business Machines Corporation | Method for providing dual work function doping and protective insulating cap |
US6800512B1 (en) * | 1999-09-16 | 2004-10-05 | Matsushita Electric Industrial Co., Ltd. | Method of forming insulating film and method of fabricating semiconductor device |
JP2001203347A (ja) * | 2000-01-18 | 2001-07-27 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
JP2002198526A (ja) * | 2000-12-27 | 2002-07-12 | Fujitsu Ltd | 半導体装置の製造方法 |
JP2002208695A (ja) | 2001-01-11 | 2002-07-26 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
JP2002217310A (ja) * | 2001-01-18 | 2002-08-02 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
CN100347862C (zh) * | 2002-02-07 | 2007-11-07 | 东芝松下显示技术有限公司 | 半导体装置及其制造方法 |
JP3744895B2 (ja) * | 2002-12-27 | 2006-02-15 | 富士通株式会社 | Cmos型半導体装置の製造方法 |
DE10261425A1 (de) * | 2002-12-30 | 2004-07-22 | Osram Opto Semiconductors Gmbh | Halbleiterlaserdiode |
-
2005
- 2005-01-13 JP JP2005006678A patent/JP4031000B2/ja active Active
-
2006
- 2006-01-06 CN CNB2006100057895A patent/CN100454517C/zh active Active
- 2006-01-06 TW TW095100594A patent/TWI320222B/zh active
- 2006-01-10 US US11/328,225 patent/US7413968B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US20060154462A1 (en) | 2006-07-13 |
TW200639974A (en) | 2006-11-16 |
JP2006196689A (ja) | 2006-07-27 |
CN1819153A (zh) | 2006-08-16 |
TWI320222B (en) | 2010-02-01 |
CN100454517C (zh) | 2009-01-21 |
US7413968B2 (en) | 2008-08-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4031000B2 (ja) | 半導体装置の製造方法 | |
JP4545046B2 (ja) | マルチゲート絶縁膜を有する半導体装置の製造方法 | |
JP4271920B2 (ja) | 半導体素子のcmos及びその製造方法 | |
KR100757026B1 (ko) | 반도체 장치의 제조 방법 | |
JP5375362B2 (ja) | 半導体装置の製造方法 | |
JP2010161308A (ja) | 半導体装置およびその製造方法 | |
JP2008300779A (ja) | 半導体装置及びその製造方法 | |
KR100591344B1 (ko) | 반도체장치의제조방법 | |
JP2009070840A (ja) | 半導体装置及びその製造方法 | |
JP3975297B2 (ja) | デュアルゲート酸化膜の形成方法及びそれを利用した半導体素子の製造方法 | |
JP4855419B2 (ja) | 半導体装置の製造方法 | |
JP4299866B2 (ja) | 半導体装置の製造方法 | |
JP2009252895A (ja) | 半導体装置及びその製造方法 | |
JP4818499B2 (ja) | 半導体装置の製造方法 | |
JP4690120B2 (ja) | 半導体装置及びその製造方法 | |
JP2006049899A (ja) | Pmosを具備する半導体素子の形成方法 | |
JP3293567B2 (ja) | 半導体装置の製造方法 | |
JP5305989B2 (ja) | 半導体装置の製造方法 | |
JP2010129926A (ja) | 半導体装置及び半導体装置の製造方法 | |
JP5177980B2 (ja) | 半導体装置およびその製造方法 | |
JP4828982B2 (ja) | 半導体装置の製造方法 | |
JP2005175143A (ja) | 半導体装置およびその製造方法 | |
JP2011171737A (ja) | 半導体装置及びその製造方法 | |
JP2008227274A (ja) | 半導体装置の製造方法 | |
JP2009123991A (ja) | 半導体装置の製造方法および半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20070725 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070731 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070907 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20071002 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20071017 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 Ref document number: 4031000 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101026 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111026 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121026 Year of fee payment: 5 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131026 Year of fee payment: 6 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |