JP4019168B2 - 電流再循環回路および電流再循環方法 - Google Patents

電流再循環回路および電流再循環方法 Download PDF

Info

Publication number
JP4019168B2
JP4019168B2 JP2001253858A JP2001253858A JP4019168B2 JP 4019168 B2 JP4019168 B2 JP 4019168B2 JP 2001253858 A JP2001253858 A JP 2001253858A JP 2001253858 A JP2001253858 A JP 2001253858A JP 4019168 B2 JP4019168 B2 JP 4019168B2
Authority
JP
Japan
Prior art keywords
current
circuit
array
steering stage
current steering
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2001253858A
Other languages
English (en)
Japanese (ja)
Other versions
JP2002111478A5 (cg-RX-API-DMAC7.html
JP2002111478A (ja
Inventor
ジョン ガバラ ザデウス
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Agere Systems LLC
Original Assignee
Agere Systems LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agere Systems LLC filed Critical Agere Systems LLC
Publication of JP2002111478A publication Critical patent/JP2002111478A/ja
Publication of JP2002111478A5 publication Critical patent/JP2002111478A5/ja
Application granted granted Critical
Publication of JP4019168B2 publication Critical patent/JP4019168B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0019—Arrangements for reducing power consumption by energy recovery or adiabatic operation

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Dc Digital Transmission (AREA)
JP2001253858A 2000-08-25 2001-08-24 電流再循環回路および電流再循環方法 Expired - Fee Related JP4019168B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/648162 2000-08-25
US09/648,162 US6552581B1 (en) 2000-08-25 2000-08-25 Current recycling circuit and a method of current recycling

Publications (3)

Publication Number Publication Date
JP2002111478A JP2002111478A (ja) 2002-04-12
JP2002111478A5 JP2002111478A5 (cg-RX-API-DMAC7.html) 2004-09-09
JP4019168B2 true JP4019168B2 (ja) 2007-12-12

Family

ID=24599682

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001253858A Expired - Fee Related JP4019168B2 (ja) 2000-08-25 2001-08-24 電流再循環回路および電流再循環方法

Country Status (4)

Country Link
US (1) US6552581B1 (cg-RX-API-DMAC7.html)
EP (1) EP1184986B1 (cg-RX-API-DMAC7.html)
JP (1) JP4019168B2 (cg-RX-API-DMAC7.html)
DE (1) DE60106541T2 (cg-RX-API-DMAC7.html)

Families Citing this family (46)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7355358B2 (en) * 2003-10-23 2008-04-08 Hewlett-Packard Development Company, L.P. Configurable H-bridge circuit
US7342420B2 (en) * 2004-09-24 2008-03-11 Integrated Device Technology, Inc. Low power output driver
US7215173B2 (en) * 2005-01-31 2007-05-08 Intel Corporation Low-swing level shifter
TWI309101B (en) * 2005-08-16 2009-04-21 Realtek Semiconductor Corp Voltage converting circuit, voltage converting apparatus, and related circuit systems
US7411431B2 (en) * 2006-02-06 2008-08-12 Fairchild Semiconductor Corporation Dual output differential line driver using single current
US7683673B2 (en) * 2007-04-24 2010-03-23 National Semiconductor Corporation Stacked differential signal transmission circuitry
US7551006B2 (en) * 2007-10-04 2009-06-23 International Business Machines Corporation Low voltage differential signalling driver
JP5420847B2 (ja) * 2008-02-19 2014-02-19 ピーエスフォー ルクスコ エスエイアールエル 信号伝送回路及びこれを用いた信号伝送システム
US20110035540A1 (en) * 2009-08-10 2011-02-10 Adtron, Inc. Flash blade system architecture and method
US8169257B2 (en) * 2009-11-18 2012-05-01 Freescale Semiconductor, Inc. System and method for communicating between multiple voltage tiers
US8476962B2 (en) * 2009-11-18 2013-07-02 Freescale Semiconductor, Inc. System having multiple voltage tiers and method therefor
US8909851B2 (en) 2011-02-08 2014-12-09 SMART Storage Systems, Inc. Storage control system with change logging mechanism and method of operation thereof
US8368426B2 (en) * 2011-02-24 2013-02-05 Via Technologies, Inc. Low voltage differential signal driving circuit and digital signal transmitter
US8952725B2 (en) 2011-02-24 2015-02-10 Via Technologies, Inc. Low voltage differential signal driving circuit and electronic device compatible with wired transmission
US8935466B2 (en) 2011-03-28 2015-01-13 SMART Storage Systems, Inc. Data storage system with non-volatile memory and method of operation thereof
US9098399B2 (en) 2011-08-31 2015-08-04 SMART Storage Systems, Inc. Electronic system with storage management mechanism and method of operation thereof
US9021319B2 (en) 2011-09-02 2015-04-28 SMART Storage Systems, Inc. Non-volatile memory management system with load leveling and method of operation thereof
US9021231B2 (en) 2011-09-02 2015-04-28 SMART Storage Systems, Inc. Storage control system with write amplification control mechanism and method of operation thereof
US9063844B2 (en) 2011-09-02 2015-06-23 SMART Storage Systems, Inc. Non-volatile memory management system with time measure mechanism and method of operation thereof
US20130132623A1 (en) * 2011-11-17 2013-05-23 Velocio Networks, Inc. Method for Interconnecting Modules for High Speed Bidirectional Communications
US9239781B2 (en) 2012-02-07 2016-01-19 SMART Storage Systems, Inc. Storage control system with erase block mechanism and method of operation thereof
US9298252B2 (en) 2012-04-17 2016-03-29 SMART Storage Systems, Inc. Storage control system with power down mechanism and method of operation thereof
US8949689B2 (en) 2012-06-11 2015-02-03 SMART Storage Systems, Inc. Storage control system with data management mechanism and method of operation thereof
US9671962B2 (en) 2012-11-30 2017-06-06 Sandisk Technologies Llc Storage control system with data management mechanism of parity and method of operation thereof
US9123445B2 (en) 2013-01-22 2015-09-01 SMART Storage Systems, Inc. Storage control system with data management mechanism and method of operation thereof
US9214965B2 (en) 2013-02-20 2015-12-15 Sandisk Enterprise Ip Llc Method and system for improving data integrity in non-volatile storage
US9329928B2 (en) 2013-02-20 2016-05-03 Sandisk Enterprise IP LLC. Bandwidth optimization in a non-volatile memory system
US9183137B2 (en) 2013-02-27 2015-11-10 SMART Storage Systems, Inc. Storage control system with data management mechanism and method of operation thereof
US9470720B2 (en) 2013-03-08 2016-10-18 Sandisk Technologies Llc Test system with localized heating and method of manufacture thereof
US9043780B2 (en) 2013-03-27 2015-05-26 SMART Storage Systems, Inc. Electronic system with system modification control mechanism and method of operation thereof
US10049037B2 (en) 2013-04-05 2018-08-14 Sandisk Enterprise Ip Llc Data management in a storage system
US9170941B2 (en) 2013-04-05 2015-10-27 Sandisk Enterprises IP LLC Data hardening in a storage system
US9543025B2 (en) 2013-04-11 2017-01-10 Sandisk Technologies Llc Storage control system with power-off time estimation mechanism and method of operation thereof
US10546648B2 (en) 2013-04-12 2020-01-28 Sandisk Technologies Llc Storage control system with data management mechanism and method of operation thereof
US9898056B2 (en) 2013-06-19 2018-02-20 Sandisk Technologies Llc Electronic assembly with thermal channel and method of manufacture thereof
US9313874B2 (en) 2013-06-19 2016-04-12 SMART Storage Systems, Inc. Electronic system with heat extraction and method of manufacture thereof
US9367353B1 (en) 2013-06-25 2016-06-14 Sandisk Technologies Inc. Storage control system with power throttling mechanism and method of operation thereof
US9244519B1 (en) 2013-06-25 2016-01-26 Smart Storage Systems. Inc. Storage system with data transfer rate adjustment for power throttling
US9146850B2 (en) 2013-08-01 2015-09-29 SMART Storage Systems, Inc. Data storage system with dynamic read threshold mechanism and method of operation thereof
US9361222B2 (en) 2013-08-07 2016-06-07 SMART Storage Systems, Inc. Electronic system with storage drive life estimation mechanism and method of operation thereof
US9448946B2 (en) 2013-08-07 2016-09-20 Sandisk Technologies Llc Data storage system with stale data mechanism and method of operation thereof
US9431113B2 (en) 2013-08-07 2016-08-30 Sandisk Technologies Llc Data storage system with dynamic erase block grouping mechanism and method of operation thereof
US9152555B2 (en) 2013-11-15 2015-10-06 Sandisk Enterprise IP LLC. Data management with modular erase in a data storage system
US12021029B2 (en) 2022-02-16 2024-06-25 Zetagig Inc. Systems, methods, and apparatuses for an array of devices
US12046601B2 (en) 2022-02-16 2024-07-23 Zetagig Inc. Apparatuses, methods, and systems for an array of devices
US11953963B2 (en) * 2022-02-16 2024-04-09 Zetagig Inc. Apparatuses and methods for an array of devices

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58210722A (ja) 1982-06-02 1983-12-08 Hitachi Ltd 半導体集積回路
JPH01157121A (ja) * 1987-09-29 1989-06-20 Toshiba Corp 論理回路
US5032745A (en) * 1989-02-22 1991-07-16 National Semiconductor Corporation Current sensing of DC or a stepper motor
KR920010346B1 (ko) * 1990-05-23 1992-11-27 삼성전자 주식회사 반도체 메모리의 센스앰프 구동회로
JP2806050B2 (ja) * 1991-02-06 1998-09-30 日本電気株式会社 電源回路
JP3525195B2 (ja) * 1994-08-02 2004-05-10 光洋精工株式会社 電動パワーステアリング装置
FR2731570B1 (fr) * 1995-03-07 1997-05-23 Sgs Thomson Microelectronics Circuit logique a etage differentiel
US5867057A (en) * 1996-02-02 1999-02-02 United Microelectronics Corp. Apparatus and method for generating bias voltages for liquid crystal display
US5708389A (en) * 1996-03-15 1998-01-13 Lucent Technologies Inc. Integrated circuit employing quantized feedback
JPH09261038A (ja) 1996-03-22 1997-10-03 Nec Corp 論理回路
US5977796A (en) 1997-06-26 1999-11-02 Lucent Technologies, Inc. Low voltage differential swing interconnect buffer circuit
US6154044A (en) * 1998-11-20 2000-11-28 Trw Inc. Superconductive logic gate and random access memory

Also Published As

Publication number Publication date
US6552581B1 (en) 2003-04-22
EP1184986A1 (en) 2002-03-06
DE60106541D1 (de) 2004-11-25
DE60106541T2 (de) 2005-10-13
EP1184986B1 (en) 2004-10-20
JP2002111478A (ja) 2002-04-12

Similar Documents

Publication Publication Date Title
JP4019168B2 (ja) 電流再循環回路および電流再循環方法
US6686772B2 (en) Voltage mode differential driver and method
EP1011197B1 (en) Method for generating differential tri-states and differential tri-state circuit
US20080129348A1 (en) High performance low power multiple-level-switching output drivers
JPH09214314A (ja) ドライバ回路装置
JP2002094365A (ja) 出力バッファ回路
US20110133772A1 (en) High Performance Low Power Output Drivers
US20110133780A1 (en) High performance low power output drivers
US6483354B1 (en) PCI-X driver control
US5986473A (en) Differential, mixed swing, tristate driver circuit for high performance and low power on-chip interconnects
US20110133773A1 (en) High Performance Output Drivers and Anti-Reflection Circuits
JPH05211437A (ja) 論理回路
US7256626B2 (en) Low-voltage differential signal driver with pre-emphasis circuit
US6847225B2 (en) CML (current mode logic) OCD (off chip driver)—ODT (on die termination) circuit for bidirectional data transmission
JP2003330434A (ja) レベルシフティング回路およびアクティブマトリックスドライバ
US6320422B1 (en) Complementary source coupled logic
JP2004328443A (ja) 半導体装置
US20100237904A1 (en) High Performance Output Drivers and Anti-Reflection Circuits
JP3143750B2 (ja) クロック回路
US20080054953A1 (en) RSDS/LVDS Driving Circuits Suitable for Low Working Voltages
US7236011B2 (en) High-speed differential logic buffer
US6417708B1 (en) Resistively-loaded current-mode output buffer with slew rate control
US6294933B1 (en) Method and apparatus for low power differential signaling to reduce power
US6353338B1 (en) Reduced-swing differential output buffer with idle function
JP2007329898A (ja) 信号変換回路

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20051222

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060123

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20060421

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20060426

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20061204

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070403

A911 Transfer of reconsideration by examiner before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20070521

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070606

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070724

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20070813

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20070905

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20070905

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101005

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111005

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121005

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131005

Year of fee payment: 6

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees