JP3862240B2 - 同期論理回路用信号デスキュー・システム - Google Patents

同期論理回路用信号デスキュー・システム Download PDF

Info

Publication number
JP3862240B2
JP3862240B2 JP52519497A JP52519497A JP3862240B2 JP 3862240 B2 JP3862240 B2 JP 3862240B2 JP 52519497 A JP52519497 A JP 52519497A JP 52519497 A JP52519497 A JP 52519497A JP 3862240 B2 JP3862240 B2 JP 3862240B2
Authority
JP
Japan
Prior art keywords
clock signal
module
signal
transmission line
global clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP52519497A
Other languages
English (en)
Japanese (ja)
Other versions
JP2000503149A5 (enExample
JP2000503149A (ja
Inventor
ミラー・チャールズ・エイ
Original Assignee
クリーダンス システムズ コーポレイション
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by クリーダンス システムズ コーポレイション filed Critical クリーダンス システムズ コーポレイション
Publication of JP2000503149A publication Critical patent/JP2000503149A/ja
Publication of JP2000503149A5 publication Critical patent/JP2000503149A5/ja
Application granted granted Critical
Publication of JP3862240B2 publication Critical patent/JP3862240B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
    • G01R31/31922—Timing generation or clock distribution
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
    • G01R31/31908—Tester set-up, e.g. configuring the tester to the device under test [DUT], down loading test patterns
    • G01R31/3191—Calibration

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Tests Of Electronic Circuits (AREA)
JP52519497A 1996-01-03 1996-12-05 同期論理回路用信号デスキュー・システム Expired - Fee Related JP3862240B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/582,448 US5696951A (en) 1996-01-03 1996-01-03 Signal deskewing system for synchronous logic circuit
US08/582,448 1996-01-03
PCT/US1996/019446 WO1997025664A1 (en) 1996-01-03 1996-12-05 Signal deskewing system for synchronous logic circuit

Publications (3)

Publication Number Publication Date
JP2000503149A JP2000503149A (ja) 2000-03-14
JP2000503149A5 JP2000503149A5 (enExample) 2004-11-04
JP3862240B2 true JP3862240B2 (ja) 2006-12-27

Family

ID=24329195

Family Applications (1)

Application Number Title Priority Date Filing Date
JP52519497A Expired - Fee Related JP3862240B2 (ja) 1996-01-03 1996-12-05 同期論理回路用信号デスキュー・システム

Country Status (6)

Country Link
US (1) US5696951A (enExample)
EP (1) EP0871931B1 (enExample)
JP (1) JP3862240B2 (enExample)
KR (1) KR100472292B1 (enExample)
DE (1) DE69634783T2 (enExample)
WO (1) WO1997025664A1 (enExample)

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6272195B1 (en) * 1995-06-30 2001-08-07 Texas Instruments Incorporated Method and apparatus for correcting signal skew differentials between two interconnected devices
JP2778572B2 (ja) * 1996-03-21 1998-07-23 日本電気株式会社 クロック分配回路
US6150866A (en) * 1997-04-01 2000-11-21 Fujitsu Limited Clock supplying circuit and integrated circuit device using it
US5905391A (en) * 1997-07-14 1999-05-18 Intel Corporation Master-slave delay locked loop for accurate delay or non-periodic signals
US5854797A (en) * 1997-08-05 1998-12-29 Teradyne, Inc. Tester with fast refire recovery time
US6226757B1 (en) * 1997-10-10 2001-05-01 Rambus Inc Apparatus and method for bus timing compensation
US6105157A (en) * 1998-01-30 2000-08-15 Credence Systems Corporation Salphasic timing calibration system for an integrated circuit tester
JP2000099191A (ja) * 1998-09-10 2000-04-07 Internatl Business Mach Corp <Ibm> クロック回路、クロック供給方法およびクロック回路を含むコンピュータ・システム
US6121810A (en) * 1998-10-06 2000-09-19 International Business Machines Corporation Integrated delay line calibration method and apparatus for direct access storage device (DASD)
IL131109A (en) * 1999-07-26 2003-07-31 Eci Telecom Ltd Method and apparatus for compensating the delay of high-speed data, propagating via a printed data-bus
FR2804761B1 (fr) * 1999-10-01 2003-02-21 Schlumberger Technologies Inc Methode de test et appareil aux signaux synchrones de source
WO2001033240A2 (en) * 1999-10-26 2001-05-10 Teradyne, Inc. High resolution skew detection apparatus and method
US6647506B1 (en) * 1999-11-30 2003-11-11 Integrated Memory Logic, Inc. Universal synchronization clock signal derived using single forward and reverse direction clock signals even when phase delay between both signals is greater than one cycle
DE10014386A1 (de) * 2000-03-23 2001-09-27 Infineon Technologies Ag Integrierte Schaltung mit Ansteuerschaltung zur Ansteuerung einer Treiberschaltung
US7221126B1 (en) * 2000-04-28 2007-05-22 Hewlett-Packard Development Company, L.P. Apparatus and method to align clocks for repeatable system testing
US6356100B1 (en) * 2001-01-19 2002-03-12 Dell Products L.P. Ground bounce reduction technique using phased outputs and package de-skewing for synchronous buses
US6971040B2 (en) * 2001-06-26 2005-11-29 Intel Corporation Method and system for reducing the effects of simultaneously switching outputs
US7418616B2 (en) * 2002-07-15 2008-08-26 Brooktree Broadband Holding, Inc. System and method for improved synchronous data access
WO2006078736A2 (en) * 2005-01-19 2006-07-27 Paul William Ronald Self Circuits and methods of generating and controlling signals on an integrated circuit
US7215208B2 (en) * 2005-01-19 2007-05-08 Paul William Ronald Self Fully integrated frequency generator
US20060164141A1 (en) * 2005-01-21 2006-07-27 Self Paul W R Controlled delay line circuit with integrated transmission line reference
US7375593B2 (en) * 2005-01-19 2008-05-20 Paul William Ronald Self Circuits and methods of generating and controlling signals on an integrated circuit
US7401246B2 (en) * 2005-06-30 2008-07-15 Intel Corporation Nibble de-skew method, apparatus, and system
US7908634B2 (en) * 2006-11-02 2011-03-15 Redmere Technology Ltd. High-speed cable with embedded power control
US7729874B2 (en) * 2006-11-02 2010-06-01 Redmere Technology Ltd. System and method for calibrating a high-speed cable
US8272023B2 (en) * 2006-11-02 2012-09-18 Redmere Technology Ltd. Startup circuit and high speed cable using the same
KR100889816B1 (ko) * 2007-03-27 2009-03-20 삼성전자주식회사 위상 정렬 장치 및 방법
EP2854326A1 (en) * 2007-07-20 2015-04-01 Blue Danube Labs Inc Method and system for multi-point signal generation with phase synchronized local carriers
US8280668B2 (en) * 2007-07-25 2012-10-02 Redmere Technology Ltd. Self calibrating cable for high definition digital video interface
US8073647B2 (en) 2007-07-25 2011-12-06 Redmere Technology Ltd. Self calibrating cable for high definition digital video interface
US8437973B2 (en) * 2007-07-25 2013-05-07 John Martin Horan Boosted cable for carrying high speed channels and methods for calibrating the same
US7793022B2 (en) * 2007-07-25 2010-09-07 Redmere Technology Ltd. Repeater for a bidirectional serial bus
US9160349B2 (en) * 2009-08-27 2015-10-13 Micron Technology, Inc. Die location compensation
US7893746B1 (en) * 2009-10-14 2011-02-22 Texas Instruments Incorporated High speed intra-pair de-skew circuit
US8527803B2 (en) 2011-02-03 2013-09-03 Dell Products L.P. System and method for multiple backplane time synchronization
KR102629183B1 (ko) * 2016-12-07 2024-01-24 에스케이하이닉스 주식회사 테스트 장치
US20240255984A1 (en) * 2023-01-27 2024-08-01 Taiwan Semiconductor Manufacturing Company, Ltd. Clock aligning circuit and methods for operating the same

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3496477A (en) * 1967-06-29 1970-02-17 Bell Telephone Labor Inc Clock pulse failure detector
US4447870A (en) * 1981-04-03 1984-05-08 Honeywell Information Systems Inc. Apparatus for setting the basic clock timing in a data processing system
US5133064A (en) * 1987-04-27 1992-07-21 Hitachi, Ltd. Data processing system generating clock signal from an input clock, phase locked to the input clock and used for clocking logic devices
JPH01502222A (ja) * 1987-06-30 1989-08-03 ユニシス・コーポレーション 回路ボード上における自動クロックデスキュ
US5086500A (en) * 1987-08-07 1992-02-04 Tektronix, Inc. Synchronized system by adjusting independently clock signals arriving at a plurality of integrated circuits
CA1301261C (en) * 1988-04-27 1992-05-19 Wayne D. Grover Method and apparatus for clock distribution and for distributed clock synchronization
JP2629028B2 (ja) * 1988-08-10 1997-07-09 株式会社日立製作所 クロック信号供給方法および装置
US4931986A (en) * 1989-03-03 1990-06-05 Ncr Corporation Computer system clock generator for generating tuned multiple clock signals
US5258660A (en) * 1990-01-16 1993-11-02 Cray Research, Inc. Skew-compensated clock distribution system
US5293626A (en) * 1990-06-08 1994-03-08 Cray Research, Inc. Clock distribution apparatus and processes particularly useful in multiprocessor systems
US5305451A (en) * 1990-09-05 1994-04-19 International Business Machines Corporation Single phase clock distribution circuit for providing clock signals to multiple chip integrated circuit systems
US5455935A (en) * 1991-05-31 1995-10-03 Tandem Computers Incorporated Clock synchronization system
US5272729A (en) * 1991-09-20 1993-12-21 International Business Machines Corporation Clock signal latency elimination network
US5307381A (en) * 1991-12-27 1994-04-26 Intel Corporation Skew-free clock signal distribution network in a microprocessor
US5428764A (en) * 1992-04-24 1995-06-27 Digital Equipment Corporation System for radial clock distribution and skew regulation for synchronous clocking of components of a computing system
US5298866A (en) * 1992-06-04 1994-03-29 Kaplinsky Cecil H Clock distribution circuit with active de-skewing
US5369640A (en) * 1993-04-16 1994-11-29 Digital Equipment Corporation Method and apparatus for clock skew reduction through remote delay regulation

Also Published As

Publication number Publication date
EP0871931B1 (en) 2005-05-25
DE69634783D1 (de) 2005-06-30
KR100472292B1 (ko) 2005-07-29
EP0871931A4 (en) 2001-03-07
JP2000503149A (ja) 2000-03-14
WO1997025664A1 (en) 1997-07-17
US5696951A (en) 1997-12-09
EP0871931A1 (en) 1998-10-21
KR19990076975A (ko) 1999-10-25
DE69634783T2 (de) 2006-02-02

Similar Documents

Publication Publication Date Title
JP3862240B2 (ja) 同期論理回路用信号デスキュー・システム
US5712882A (en) Signal distribution system
JP3765835B2 (ja) クロック信号配信システム
US6724685B2 (en) Configuration for data transmission in a semiconductor memory system, and relevant data transmission method
US7624294B2 (en) Synchronizing measurement devices using trigger signals
US6348826B1 (en) Digital variable-delay circuit having voltage-mixing interpolator and methods of testing input/output buffers using same
JP2507677B2 (ja) 分散型デ―タ処理装置
JPH06350440A (ja) 半導体集積回路
JP2000503191A (ja) クロック信号デスキューシステム
JPWO2005013546A1 (ja) クロック乗換装置、及び試験装置
US8570921B2 (en) Apparatus for and method of generating a time reference
US5638019A (en) Accurately generating precisely skewed clock signals
JP4236913B2 (ja) データ転送装置
JPH0335613A (ja) 遅延調整回路およびこれを用いたデータ処理装置
JP2824193B2 (ja) 信号伝送方法および装置
KR19990002779A (ko) 메모리 테스터의 타이밍 신호 자동 보정장치
JP3067850U (ja) 半導体試験装置
JPH02197912A (ja) クロックスキュー調整方式
US8049548B2 (en) Digital synchronous circuit
JPH05240920A (ja) クロック転送回路の波形劣化を少なくする回路
JPS5915875A (ja) 自動テスト装置に於けるインタ−フエ−ス回路の歪補正
JPH08154089A (ja) 電気伝送路のスキュー調整方法及びスキュー調整 装置並びにスキュー測定器
JPH09190239A (ja) クロックスキュー調整回路
JP2000253077A (ja) データ信号分配装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20031121

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20031121

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20051206

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060306

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060829

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20060825

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060925

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees