JP3854087B2 - 電源電位検知回路 - Google Patents

電源電位検知回路 Download PDF

Info

Publication number
JP3854087B2
JP3854087B2 JP2001095302A JP2001095302A JP3854087B2 JP 3854087 B2 JP3854087 B2 JP 3854087B2 JP 2001095302 A JP2001095302 A JP 2001095302A JP 2001095302 A JP2001095302 A JP 2001095302A JP 3854087 B2 JP3854087 B2 JP 3854087B2
Authority
JP
Japan
Prior art keywords
power supply
supply potential
potential
mis transistor
drain
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2001095302A
Other languages
English (en)
Japanese (ja)
Other versions
JP2002300020A5 (enExample
JP2002300020A (ja
Inventor
隆 荻原
寧夫 伊藤
幸人 大脇
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP2001095302A priority Critical patent/JP3854087B2/ja
Publication of JP2002300020A publication Critical patent/JP2002300020A/ja
Publication of JP2002300020A5 publication Critical patent/JP2002300020A5/ja
Application granted granted Critical
Publication of JP3854087B2 publication Critical patent/JP3854087B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Logic Circuits (AREA)
  • Dram (AREA)
JP2001095302A 2001-03-29 2001-03-29 電源電位検知回路 Expired - Fee Related JP3854087B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001095302A JP3854087B2 (ja) 2001-03-29 2001-03-29 電源電位検知回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001095302A JP3854087B2 (ja) 2001-03-29 2001-03-29 電源電位検知回路

Publications (3)

Publication Number Publication Date
JP2002300020A JP2002300020A (ja) 2002-10-11
JP2002300020A5 JP2002300020A5 (enExample) 2005-07-21
JP3854087B2 true JP3854087B2 (ja) 2006-12-06

Family

ID=18949371

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001095302A Expired - Fee Related JP3854087B2 (ja) 2001-03-29 2001-03-29 電源電位検知回路

Country Status (1)

Country Link
JP (1) JP3854087B2 (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4800733B2 (ja) * 2005-10-13 2011-10-26 富士通セミコンダクター株式会社 出力回路
JP4843352B2 (ja) 2006-04-06 2011-12-21 株式会社東芝 電源電位検知回路
JP4924375B2 (ja) * 2007-11-15 2012-04-25 三菱電機株式会社 パワー素子駆動用回路
JP5130898B2 (ja) * 2007-12-18 2013-01-30 ミツミ電機株式会社 保護検出回路
JP7210928B2 (ja) * 2018-08-06 2023-01-24 富士電機株式会社 高耐圧集積回路

Also Published As

Publication number Publication date
JP2002300020A (ja) 2002-10-11

Similar Documents

Publication Publication Date Title
US7301830B2 (en) Semiconductor memory device and semiconductor device and semiconductor memory device control method
JP3076300B2 (ja) 出力バッファ回路
CN100365935C (zh) 电压发生电路、电压发生装置、半导体器件及其驱动方法
US5734622A (en) MOS static RAM with improved soft error resistance; high-level supply voltage drop detection circuit and complementary signal transition detection circuit for the same; and semiconductor device with improved intersignal time margin
US5698994A (en) Data output circuit, intermediate potential setting circuit, and semiconductor integrated circuit
KR950001430B1 (ko) 전류 감지 증폭 회로
EP0053428B1 (en) A memory device including a sense amplifier
EP0350879B1 (en) Output buffer circuit of semiconductor integrated circuit
US6278638B1 (en) Pulse generator circuit and semiconductor memory provided with the same
JPH07105141B2 (ja) メモリ素子内のセンスアンプドライバー
JP3854087B2 (ja) 電源電位検知回路
JP2001145370A (ja) 駆動回路
JPH08147974A (ja) クロッキング回路
US4963774A (en) Intermediate potential setting circuit
JPH04326812A (ja) 信号遅延回路
US6414862B1 (en) Boosting circuit having a detecting portion for detecting the value of a power supply voltage
US6982577B2 (en) Power-on reset circuit
US7084684B2 (en) Delay stage insensitive to operating voltage and delay circuit including the same
US4468576A (en) Inverter circuit having transistors operable in a shallow saturation region for avoiding fluctuation of electrical characteristics
US20030128571A1 (en) Negative voltage generating circuit
US20050030079A1 (en) Delay circuits and related apparatus for extending delay time by active feedback elements
EP0626694B1 (en) Address transition detector circuit and method of driving same
US6169423B1 (en) Method and circuit for regulating the length of an ATD pulse signal
US5831908A (en) Data output circuit, intermediate potential setting circuit, and semiconductor integrated circuit
JPH04247653A (ja) 半導体集積回路装置の遅延補正装置

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20041126

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20041126

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20060602

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060613

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060811

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060905

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060907

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090915

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100915

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110915

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110915

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120915

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120915

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130915

Year of fee payment: 7

LAPS Cancellation because of no payment of annual fees