JP3810419B2 - 再構成可能な信号処理プロセッサ - Google Patents
再構成可能な信号処理プロセッサ Download PDFInfo
- Publication number
- JP3810419B2 JP3810419B2 JP2004354385A JP2004354385A JP3810419B2 JP 3810419 B2 JP3810419 B2 JP 3810419B2 JP 2004354385 A JP2004354385 A JP 2004354385A JP 2004354385 A JP2004354385 A JP 2004354385A JP 3810419 B2 JP3810419 B2 JP 3810419B2
- Authority
- JP
- Japan
- Prior art keywords
- processor
- power supply
- signal
- circuit
- configuration
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3243—Power saving in microcontroller unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3296—Power saving characterised by the action undertaken by lowering the supply or operating voltage
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
- Power Sources (AREA)
Description
102, 202, 311, 401 プロセッサ・エレメント
103a 入力レジスタ
103b 出力レジスタ
104a, 204a 演算器(バレルシフタ)
104b, 204b 演算器(ALU)
105, 205 バス
201a, 201b レベルシフタ内蔵レジスタ
301, 303 低電圧を供給する電源配線
302 高電圧を供給する電源配線
304 電源IC制御信号
305, 410, 509, 609 電源供給部のコンフィギュレーション制御回路
306 電源配線コンフィグレーション制御信号
307 電源電圧可変ブロック
308 電源電圧を低電圧から更に降圧制御された電源ライン(vdd1)
309 電源電圧を低電圧から更に降圧制御された電源ライン(Vdd2)
310, 320 レベルシフタ(信号降圧部)
312, 411 レベルシフタ(信号昇圧部)
409, 507, 607 コンフィギュレーション制御信号デコード部
501, 601 回路再構成によってマッピングされたプロセッサ・エレメント
502a, 502b, 602a, 602b 回路再構成の結果マッピングされなかったプロセッサ・エレメント
503, 603 電源電圧供給エリア
504, 604 電源電圧遮断エリア
505, 605 システム制御用CPU
506, 606 コンフィギュレーション情報蓄積メモリ
508, 608 コンフィギュレーション制御回路
510, 610 データメモリ
512, 612 スイッチ
611 グローバル・バス
613 ローカル・バス
Claims (5)
- 算術および論理演算を行う演算器を含む複数のプロセッサ・エレメントと、前記複数のプロセッサ・エレメント間を接続するバスと、前記バスの接続を変更するスイッチ部と、ソフトウェアに応じて前記スイッチ部を制御する制御回路とを有する信号処理プロセッサであって、
前記スイッチ部の電源電圧と、前記プロセッサ・エレメントの電源電圧と、前記制御回路の電源電圧とが異なる信号処理プロセッサ。 - 請求項1記載の信号処理プロセッサであって、
前記プロセッサ・エレメントの電源電圧を、前記スイッチ部または前記制御回路の電源電圧より低く設定する信号処理プロセッサ。 - 請求項1記載の信号処理プロセッサであって、
回路再構成に関する情報を格納するメモリと、
前記メモリに格納された情報に基づいて、前記プロセッサ・エレメントの電源電圧を制御する電源制御回路とを有し、
実行させる信号処理内容に応じて、前記複数のプロセッサ・エレメント間の接続を変更するとともに、前記プロセッサ・エレメントの電源電圧を変更する信号処理プロセッサ。 - 請求項3記載の信号処理プロセッサであって、
前記電源制御回路は、所定期間の信号処理に使用しない前記プロセッサ・エレメントの電源電圧を低下させる信号処理プロセッサ。 - 請求項3記載の信号処理プロセッサであって、
前記電源制御回路は、所定期間の信号処理に使用しない前記プロセッサ・エレメントへの電源電圧の供給を遮断する信号処理プロセッサ。
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004354385A JP3810419B2 (ja) | 2004-12-07 | 2004-12-07 | 再構成可能な信号処理プロセッサ |
PCT/JP2005/021575 WO2006061996A1 (ja) | 2004-12-07 | 2005-11-24 | 再構成可能な信号処理プロセッサ |
CNB2005800419673A CN100568217C (zh) | 2004-12-07 | 2005-11-24 | 可重新配置的信号处理器 |
KR1020077012618A KR20070085746A (ko) | 2004-12-07 | 2005-11-24 | 재구성 가능한 신호 처리 프로세서 |
US11/792,562 US7861101B2 (en) | 2004-12-07 | 2005-11-24 | Reconfigurable signal processor |
EP05809483A EP1837775A4 (en) | 2004-12-07 | 2005-11-24 | CONFIGURABLE SIGNAL PROCESSOR |
TW094143136A TW200634619A (en) | 2004-12-07 | 2005-12-07 | Reconfigurable signal processor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004354385A JP3810419B2 (ja) | 2004-12-07 | 2004-12-07 | 再構成可能な信号処理プロセッサ |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2006114418A Division JP4298718B2 (ja) | 2006-04-18 | 2006-04-18 | 再構成可能な信号処理プロセッサ |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2006163815A JP2006163815A (ja) | 2006-06-22 |
JP3810419B2 true JP3810419B2 (ja) | 2006-08-16 |
Family
ID=36577827
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2004354385A Expired - Fee Related JP3810419B2 (ja) | 2004-12-07 | 2004-12-07 | 再構成可能な信号処理プロセッサ |
Country Status (7)
Country | Link |
---|---|
US (1) | US7861101B2 (ja) |
EP (1) | EP1837775A4 (ja) |
JP (1) | JP3810419B2 (ja) |
KR (1) | KR20070085746A (ja) |
CN (1) | CN100568217C (ja) |
TW (1) | TW200634619A (ja) |
WO (1) | WO2006061996A1 (ja) |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009159567A (ja) * | 2007-12-28 | 2009-07-16 | Panasonic Corp | リコンフィギュアラブル回路、コンフィギュレーション方法およびプログラム |
WO2009157441A1 (ja) * | 2008-06-26 | 2009-12-30 | 日本電気株式会社 | データ処理装置、情報処理装置及び情報処理方法 |
JP5256967B2 (ja) | 2008-09-26 | 2013-08-07 | 富士通株式会社 | 動的再構成支援プログラム、動的再構成支援装置および動的再構成支援方法 |
WO2010057375A1 (zh) * | 2008-11-19 | 2010-05-27 | 北京大学深圳研究生院 | 一种可配置处理器体系结构和控制方法 |
KR101540798B1 (ko) | 2008-11-21 | 2015-07-31 | 삼성전자 주식회사 | 가상화 환경에서 보안 정보를 제공하기 위한 장치 및 방법 |
JP5332598B2 (ja) | 2008-12-25 | 2013-11-06 | 富士通セミコンダクター株式会社 | 設計方法及び設計装置 |
KR101482210B1 (ko) | 2009-01-08 | 2015-01-15 | 삼성전자 주식회사 | 전력 소모 감소를 위한 재구성 가능한 프로세서 및 그 동작방법 |
US8199601B2 (en) | 2010-05-20 | 2012-06-12 | Telefonaktiebolaget Lm Ericsson (Publ) | System and method of selectively varying supply voltage without level shifting data signals |
KR101978409B1 (ko) * | 2012-02-28 | 2019-05-14 | 삼성전자 주식회사 | 재구성가능 프로세서, 이를 위한 코드 변환 장치 및 방법 |
CN102662911A (zh) * | 2012-03-19 | 2012-09-12 | 中国科学院上海技术物理研究所 | 一种板级重构红外信号处理机的控制方法 |
US9465620B2 (en) * | 2012-12-20 | 2016-10-11 | Intel Corporation | Scalable compute fabric |
JP6092649B2 (ja) * | 2013-02-15 | 2017-03-08 | キヤノン株式会社 | 演算装置、アレイ型演算装置およびその制御方法、情報処理システム |
JP6087663B2 (ja) * | 2013-02-28 | 2017-03-01 | キヤノン株式会社 | 構成情報生成装置およびその制御方法 |
JP6141073B2 (ja) * | 2013-04-02 | 2017-06-07 | キヤノン株式会社 | 情報処理装置及び情報処理装置の制御方法 |
CN104184482A (zh) * | 2014-09-11 | 2014-12-03 | 山东大学 | 一种参数可配置 Turbo 码译码器 |
US9425802B1 (en) * | 2015-05-28 | 2016-08-23 | Altera Corporation | Methods and apparatus for configuring and reconfiguring a partial reconfiguration region |
JP2017027413A (ja) | 2015-07-23 | 2017-02-02 | 富士通株式会社 | プログラマブルロジックデバイス設計装置及びその方法 |
CN108307131B (zh) * | 2016-12-27 | 2021-08-03 | 株式会社半导体能源研究所 | 摄像装置及电子设备 |
CN114223000B (zh) * | 2019-08-14 | 2023-06-06 | 谷歌有限责任公司 | 专用集成电路的双模操作 |
JP7433931B2 (ja) * | 2020-01-27 | 2024-02-20 | キヤノン株式会社 | 情報処理装置及びその制御方法及びプログラム |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3365581B2 (ja) | 1994-07-29 | 2003-01-14 | 富士通株式会社 | 自己修復機能付き情報処理装置 |
DE19651075A1 (de) * | 1996-12-09 | 1998-06-10 | Pact Inf Tech Gmbh | Einheit zur Verarbeitung von numerischen und logischen Operationen, zum Einsatz in Prozessoren (CPU's), Mehrrechnersystemen, Datenflußprozessoren (DFP's), digitalen Signal Prozessoren (DSP's) oder dergleichen |
US6141762A (en) * | 1998-08-03 | 2000-10-31 | Nicol; Christopher J. | Power reduction in a multiprocessor digital signal processor based on processor load |
JP3587095B2 (ja) * | 1999-08-25 | 2004-11-10 | 富士ゼロックス株式会社 | 情報処理装置 |
GB0103837D0 (en) * | 2001-02-16 | 2001-04-04 | Nallatech Ltd | Programmable power supply for field programmable gate array modules |
TWI234737B (en) | 2001-05-24 | 2005-06-21 | Ip Flex Inc | Integrated circuit device |
JP2003058426A (ja) * | 2001-08-21 | 2003-02-28 | Sony Corp | 集積回路およびその回路構成方法ならびにプログラム |
US6986021B2 (en) * | 2001-11-30 | 2006-01-10 | Quick Silver Technology, Inc. | Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements |
US7100056B2 (en) | 2002-08-12 | 2006-08-29 | Hewlett-Packard Development Company, L.P. | System and method for managing processor voltage in a multi-processor computer system for optimized performance |
US7646216B2 (en) * | 2006-11-27 | 2010-01-12 | Quicklogic Corporation | Low power mode |
-
2004
- 2004-12-07 JP JP2004354385A patent/JP3810419B2/ja not_active Expired - Fee Related
-
2005
- 2005-11-24 US US11/792,562 patent/US7861101B2/en not_active Expired - Fee Related
- 2005-11-24 EP EP05809483A patent/EP1837775A4/en not_active Withdrawn
- 2005-11-24 WO PCT/JP2005/021575 patent/WO2006061996A1/ja active Application Filing
- 2005-11-24 KR KR1020077012618A patent/KR20070085746A/ko not_active Application Discontinuation
- 2005-11-24 CN CNB2005800419673A patent/CN100568217C/zh not_active Expired - Fee Related
- 2005-12-07 TW TW094143136A patent/TW200634619A/zh unknown
Also Published As
Publication number | Publication date |
---|---|
KR20070085746A (ko) | 2007-08-27 |
EP1837775A4 (en) | 2009-04-29 |
CN101073074A (zh) | 2007-11-14 |
EP1837775A1 (en) | 2007-09-26 |
CN100568217C (zh) | 2009-12-09 |
US20080034235A1 (en) | 2008-02-07 |
TW200634619A (en) | 2006-10-01 |
WO2006061996A1 (ja) | 2006-06-15 |
JP2006163815A (ja) | 2006-06-22 |
US7861101B2 (en) | 2010-12-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3810419B2 (ja) | 再構成可能な信号処理プロセッサ | |
JP4298718B2 (ja) | 再構成可能な信号処理プロセッサ | |
US7580963B2 (en) | Semiconductor device having an arithmetic unit of a reconfigurable circuit configuration in accordance with stored configuration data and a memory storing fixed value data to be supplied to the arithmetic unit, requiring no data area for storing fixed value data to be set in a configuration memory | |
US7863930B2 (en) | Programmable device, control method of device and information processing system | |
US20060004979A1 (en) | Semiconductor device | |
JP4484756B2 (ja) | リコンフィギュラブル回路および処理装置 | |
US20070136560A1 (en) | Method and apparatus for a shift register based interconnection for a massively parallel processor array | |
GB2447944A (en) | Low power mode leakage reduction for a combinatorial circuit connected to a sequential circuit | |
JP5251171B2 (ja) | 論理回路装置 | |
KR101000099B1 (ko) | 프로그래머블 논리 디바이스 | |
JP5704240B2 (ja) | 集積回路 | |
CN111124991A (zh) | 一种基于处理单元互联的可重构微处理器系统及方法 | |
US11579875B2 (en) | Computing chip, hashrate board and data processing apparatus | |
Jain et al. | Processor energy–performance range extension beyond voltage scaling via drop-in methodologies | |
JP5466485B2 (ja) | マイクロコンピュータ | |
US20060152980A1 (en) | Low-power delay buffer circuit | |
US20030154347A1 (en) | Methods and apparatus for reducing processor power consumption | |
CN101236576B (zh) | 一种适用于异质可重构处理器的互联模型 | |
US6646473B1 (en) | Multiple supply voltage dynamic logic | |
JP5565456B2 (ja) | 集積回路及びその使用方法 | |
JP6046319B1 (ja) | 再構成可能命令セルアレイのシリアル構成 | |
JP4562678B2 (ja) | データフローグラフ再構成装置、リコンフィギュラブル回路の設定データ生成装置、及び処理装置 | |
JP4562679B2 (ja) | データフローグラフ生成装置 | |
JPS61156458A (ja) | 演算処理装置 | |
JP2008278326A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060420 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20060517 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20060523 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 3810419 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100602 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100602 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110602 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120602 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120602 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130602 Year of fee payment: 7 |
|
S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |