JP3749174B2 - Dac用ラダー・スイッチ回路 - Google Patents

Dac用ラダー・スイッチ回路 Download PDF

Info

Publication number
JP3749174B2
JP3749174B2 JP2001505139A JP2001505139A JP3749174B2 JP 3749174 B2 JP3749174 B2 JP 3749174B2 JP 2001505139 A JP2001505139 A JP 2001505139A JP 2001505139 A JP2001505139 A JP 2001505139A JP 3749174 B2 JP3749174 B2 JP 3749174B2
Authority
JP
Japan
Prior art keywords
resistor
coupled
mosfet
resistance
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2001505139A
Other languages
English (en)
Japanese (ja)
Other versions
JP2004515931A (ja
JP2004515931A5 (enExample
Inventor
ネイラー,ジミー・アール
カルトフ,ティモシー・ブイ
シル,マーク・エイ
ジョンソン,ジェフリー・ディー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Tucson Corp
Original Assignee
Burr Brown Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Burr Brown Corp filed Critical Burr Brown Corp
Publication of JP2004515931A publication Critical patent/JP2004515931A/ja
Publication of JP2004515931A5 publication Critical patent/JP2004515931A5/ja
Application granted granted Critical
Publication of JP3749174B2 publication Critical patent/JP3749174B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/08Continuously compensating for, or preventing, undesired influence of physical parameters of noise
    • H03M1/089Continuously compensating for, or preventing, undesired influence of physical parameters of noise of temperature variations
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66Digital/analogue converters
    • H03M1/74Simultaneous conversion
    • H03M1/78Simultaneous conversion using ladder network
    • H03M1/785Simultaneous conversion using ladder network using resistors, i.e. R-2R ladders

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)
  • Electronic Switches (AREA)
JP2001505139A 1999-06-22 2000-05-18 Dac用ラダー・スイッチ回路 Expired - Fee Related JP3749174B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/337,796 US6150971A (en) 1999-06-22 1999-06-22 R/2R' ladder switch circuit and method for digital-to-analog converter
PCT/US2000/013650 WO2000079685A1 (en) 1999-06-22 2000-05-18 Ladder switch circuit for dac

Publications (3)

Publication Number Publication Date
JP2004515931A JP2004515931A (ja) 2004-05-27
JP2004515931A5 JP2004515931A5 (enExample) 2004-12-24
JP3749174B2 true JP3749174B2 (ja) 2006-02-22

Family

ID=23322048

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001505139A Expired - Fee Related JP3749174B2 (ja) 1999-06-22 2000-05-18 Dac用ラダー・スイッチ回路

Country Status (5)

Country Link
US (1) US6150971A (enExample)
EP (1) EP1197000B1 (enExample)
JP (1) JP3749174B2 (enExample)
DE (1) DE60030125T2 (enExample)
WO (1) WO2000079685A1 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6720799B2 (en) * 2001-01-11 2004-04-13 Broadcom Corporation Replica network for linearizing switched capacitor circuits
US7449783B2 (en) * 2005-05-05 2008-11-11 Texas Instruments Incorporated Nonlinear via arrays for resistors to reduce systematic circuit offsets
US7425912B2 (en) * 2006-06-23 2008-09-16 Analog Devices, Inc. Digital-to-analog converter with controlled buffered inputs
US8013772B2 (en) * 2009-12-31 2011-09-06 Texas Instruments Incorporated Reduced area digital-to-analog converter
JP5546361B2 (ja) * 2010-06-10 2014-07-09 セイコーインスツル株式会社 可変抵抗回路を備えた半導体集積回路
US10608489B2 (en) 2012-12-11 2020-03-31 Enedym Inc. Switched reluctance machine with rotor excitation using permanent magnets
CN112203532A (zh) 2018-05-31 2021-01-08 日本烟草产业株式会社 香味生成装置
CN111431513B (zh) * 2020-04-20 2024-09-20 深圳市智鼎驱动技术有限公司 一种新型电压选择保护电路
US12170527B2 (en) * 2021-06-28 2024-12-17 Infinera Corporation High linearity resistive digital-to-analog converters with dynamic control for temperature and voltage invariant on-resistance of switches

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5831617A (ja) * 1981-08-20 1983-02-24 Nec Corp R−2rはしご形d−a変換器
US4590456A (en) * 1982-09-02 1986-05-20 Analog Devices, Incorporated Low leakage CMOS D/A converter
US4553132A (en) * 1983-01-24 1985-11-12 Rca Corporation Apparatus for matching FET switches as for a video digital-to-analog converter
US4558242A (en) * 1983-02-11 1985-12-10 Analog Devices, Incorporated Extended reference range, voltage-mode CMOS D/A converter
US4683458A (en) * 1986-07-31 1987-07-28 Robert Hallgren Current-steering digital-to-analog converter for providing bi-directional currents through a load
US4800365A (en) * 1987-06-15 1989-01-24 Burr-Brown Corporation CMOS digital-to-analog converter circuitry
JPH02246624A (ja) * 1989-03-20 1990-10-02 Yamaha Corp バッファ回路
US5075677A (en) * 1989-07-27 1991-12-24 Analog Devices, Inc. Voltage-switching d/a converter using p- and n-channel MOSFETs
JPH0377430A (ja) * 1989-08-19 1991-04-03 Fujitsu Ltd D/aコンバータ
US5387912A (en) * 1993-12-02 1995-02-07 Analog Devices, Inc. Digital-to-analog converter with reference glitch reduction
US5684481A (en) * 1994-03-18 1997-11-04 Analog Devices Rail-to-rail DAC drive circuit
US5668553A (en) * 1995-11-27 1997-09-16 Analog Devices, Inc. R2R digital to analog converter with common shutdown mode
US5764174A (en) * 1996-05-14 1998-06-09 Analog Devices, Inc. Switch architecture for R/2R digital to analog converters

Also Published As

Publication number Publication date
EP1197000A4 (en) 2004-03-10
WO2000079685A1 (en) 2000-12-28
DE60030125T2 (de) 2007-02-22
EP1197000B1 (en) 2006-08-16
DE60030125D1 (de) 2006-09-28
US6150971A (en) 2000-11-21
JP2004515931A (ja) 2004-05-27
EP1197000A1 (en) 2002-04-17

Similar Documents

Publication Publication Date Title
US6724336B2 (en) Segmented D/A converter with enhanced dynamic range
US6642877B2 (en) Method of forming D/A resistor strings with cross coupling switches
JP3967774B2 (ja) R/2rディジタル―アナログ変換器のための改良されたスイッチ・アーキテクチャ
US6448917B1 (en) DAC using current source driving main resistor string
WO2001028102A1 (en) Lsb interpolation circuit and method for segmented digital-to-analog converter
JP3779056B2 (ja) 電圧発生回路、及び、d/a変換回路
JP3534179B2 (ja) デジタル/アナログ変換器
JPH0810832B2 (ja) デイジタル―アナログ変換器
EP1465347B1 (en) Monotonic precise current DAC
JP3749174B2 (ja) Dac用ラダー・スイッチ回路
US4958155A (en) Ultra fast digital-to-analog converter with independent bit current source calibration
US6448916B1 (en) Dual sub-DAC resistor strings with analog interpolation
JP2552461B2 (ja) デジタル−アナログ変換器
EP0378840A2 (en) Digital to analog converter having single resistive string with shiftable voltage thereacross
US6724333B1 (en) Digital-to-analog converter
JP3059859B2 (ja) 符号−絶対値形d/aコンバータ及びその動作方法
JP3494366B2 (ja) Da変換器
US4811017A (en) Digital-to-analog converter
JP3292070B2 (ja) D/a変換器
JP2004515931A5 (enExample)
JP3460765B2 (ja) 電流加算型デジタルアナログ変換回路
US7639168B1 (en) Systems and methods for switch resistance control in digital to analog converters (DACs)
JP2989623B2 (ja) 電流分割回路
JPH05206858A (ja) Da変換方法
JPH08125538A (ja) ディジタル・アナログ変換器

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20040521

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20040820

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20040827

A524 Written submission of copy of amendment under article 19 pct

Free format text: JAPANESE INTERMEDIATE CODE: A524

Effective date: 20041119

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20050419

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050719

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20051018

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20051110

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20051130

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

Ref document number: 3749174

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081209

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091209

Year of fee payment: 4

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101209

Year of fee payment: 5

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101209

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111209

Year of fee payment: 6

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111209

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121209

Year of fee payment: 7

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121209

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131209

Year of fee payment: 8

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees