EP1197000A4 - Ladder switch circuit for dac - Google Patents

Ladder switch circuit for dac

Info

Publication number
EP1197000A4
EP1197000A4 EP00932569A EP00932569A EP1197000A4 EP 1197000 A4 EP1197000 A4 EP 1197000A4 EP 00932569 A EP00932569 A EP 00932569A EP 00932569 A EP00932569 A EP 00932569A EP 1197000 A4 EP1197000 A4 EP 1197000A4
Authority
EP
European Patent Office
Prior art keywords
dac
switch circuit
ladder switch
ladder
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP00932569A
Other languages
German (de)
French (fr)
Other versions
EP1197000A1 (en
EP1197000B1 (en
Inventor
Jimmy R Naylor
Timothy V Kalthoff
Mark A Shill
Jeffrey D Johnson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Tucson Corp
Original Assignee
Burr Brown Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Burr Brown Corp filed Critical Burr Brown Corp
Publication of EP1197000A1 publication Critical patent/EP1197000A1/en
Publication of EP1197000A4 publication Critical patent/EP1197000A4/en
Application granted granted Critical
Publication of EP1197000B1 publication Critical patent/EP1197000B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/08—Continuously compensating for, or preventing, undesired influence of physical parameters of noise
    • H03M1/089—Continuously compensating for, or preventing, undesired influence of physical parameters of noise of temperature variations
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66—Digital/analogue converters
    • H03M1/74—Simultaneous conversion
    • H03M1/78—Simultaneous conversion using ladder network
    • H03M1/785—Simultaneous conversion using ladder network using resistors, i.e. R-2R ladders
EP00932569A 1999-06-22 2000-05-18 Ladder switch circuit for dac Expired - Lifetime EP1197000B1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US337796 1999-06-22
US09/337,796 US6150971A (en) 1999-06-22 1999-06-22 R/2R' ladder switch circuit and method for digital-to-analog converter
PCT/US2000/013650 WO2000079685A1 (en) 1999-06-22 2000-05-18 Ladder switch circuit for dac

Publications (3)

Publication Number Publication Date
EP1197000A1 EP1197000A1 (en) 2002-04-17
EP1197000A4 true EP1197000A4 (en) 2004-03-10
EP1197000B1 EP1197000B1 (en) 2006-08-16

Family

ID=23322048

Family Applications (1)

Application Number Title Priority Date Filing Date
EP00932569A Expired - Lifetime EP1197000B1 (en) 1999-06-22 2000-05-18 Ladder switch circuit for dac

Country Status (5)

Country Link
US (1) US6150971A (en)
EP (1) EP1197000B1 (en)
JP (1) JP3749174B2 (en)
DE (1) DE60030125T2 (en)
WO (1) WO2000079685A1 (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6720799B2 (en) * 2001-01-11 2004-04-13 Broadcom Corporation Replica network for linearizing switched capacitor circuits
US7449783B2 (en) * 2005-05-05 2008-11-11 Texas Instruments Incorporated Nonlinear via arrays for resistors to reduce systematic circuit offsets
US7425912B2 (en) * 2006-06-23 2008-09-16 Analog Devices, Inc. Digital-to-analog converter with controlled buffered inputs
US8013772B2 (en) * 2009-12-31 2011-09-06 Texas Instruments Incorporated Reduced area digital-to-analog converter
JP5546361B2 (en) * 2010-06-10 2014-07-09 セイコーインスツル株式会社 Semiconductor integrated circuit with variable resistance circuit
US10608489B2 (en) 2012-12-11 2020-03-31 Enedym Inc. Switched reluctance machine with rotor excitation using permanent magnets
US20220416805A1 (en) * 2021-06-28 2022-12-29 Infinera Corporation High linearity resistive digital-to-analog converters with dynamic control for temperature and voltage invariant on-resistance of switches

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5831617A (en) * 1981-08-20 1983-02-24 Nec Corp R-2r ladder type digital-to-analog converter
US4553132A (en) * 1983-01-24 1985-11-12 Rca Corporation Apparatus for matching FET switches as for a video digital-to-analog converter
US4800365A (en) * 1987-06-15 1989-01-24 Burr-Brown Corporation CMOS digital-to-analog converter circuitry
US5764174A (en) * 1996-05-14 1998-06-09 Analog Devices, Inc. Switch architecture for R/2R digital to analog converters

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4590456A (en) * 1982-09-02 1986-05-20 Analog Devices, Incorporated Low leakage CMOS D/A converter
US4558242A (en) * 1983-02-11 1985-12-10 Analog Devices, Incorporated Extended reference range, voltage-mode CMOS D/A converter
US4683458A (en) * 1986-07-31 1987-07-28 Robert Hallgren Current-steering digital-to-analog converter for providing bi-directional currents through a load
JPH02246624A (en) * 1989-03-20 1990-10-02 Yamaha Corp Buffer circuit
US5075677A (en) * 1989-07-27 1991-12-24 Analog Devices, Inc. Voltage-switching d/a converter using p- and n-channel MOSFETs
JPH0377430A (en) * 1989-08-19 1991-04-03 Fujitsu Ltd D/a converter
US5387912A (en) * 1993-12-02 1995-02-07 Analog Devices, Inc. Digital-to-analog converter with reference glitch reduction
US5684481A (en) * 1994-03-18 1997-11-04 Analog Devices Rail-to-rail DAC drive circuit
US5668553A (en) * 1995-11-27 1997-09-16 Analog Devices, Inc. R2R digital to analog converter with common shutdown mode

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5831617A (en) * 1981-08-20 1983-02-24 Nec Corp R-2r ladder type digital-to-analog converter
US4553132A (en) * 1983-01-24 1985-11-12 Rca Corporation Apparatus for matching FET switches as for a video digital-to-analog converter
US4800365A (en) * 1987-06-15 1989-01-24 Burr-Brown Corporation CMOS digital-to-analog converter circuitry
US5764174A (en) * 1996-05-14 1998-06-09 Analog Devices, Inc. Switch architecture for R/2R digital to analog converters

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 007, no. 111 (E - 175) 14 May 1983 (1983-05-14) *
See also references of WO0079685A1 *

Also Published As

Publication number Publication date
EP1197000A1 (en) 2002-04-17
US6150971A (en) 2000-11-21
DE60030125D1 (en) 2006-09-28
JP3749174B2 (en) 2006-02-22
DE60030125T2 (en) 2007-02-22
JP2004515931A (en) 2004-05-27
WO2000079685A1 (en) 2000-12-28
EP1197000B1 (en) 2006-08-16

Similar Documents

Publication Publication Date Title
GB2347789B (en) Complementary integratted circuit
GB2353410B (en) Electrical switches
SG91251A1 (en) Switchgear
EP1155487A4 (en) Circuit breaker
GB9920078D0 (en) Current reference circuit
SG80670A1 (en) Circuit breaker
TW534447U (en) Electrical switch
GB9911081D0 (en) Switch
EP1197000A4 (en) Ladder switch circuit for dac
GB2335556B (en) Switch circuit
GB2366130B (en) Switch structure
GB9920081D0 (en) Current reference circuit
EP1160818A4 (en) Circuit breaker
SG79304A1 (en) Switchgear
GB2352583B (en) Telecommunication circuit switches
GB2349512B (en) Circuit arrangement
TW579058U (en) Circuit breaker
GB9924398D0 (en) Electrical switches
GB9908719D0 (en) Movable platform
GB9926072D0 (en) Switching circuit
GB2349280B (en) Circuit arrangement
GB9907548D0 (en) Electrical switch
GB9916313D0 (en) Switches
IL128854A (en) Sabbeth switch
GB9920080D0 (en) Current reference circuit

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20011214

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

A4 Supplementary search report drawn up and despatched

Effective date: 20040127

RIC1 Information provided on ipc code assigned before grant

Ipc: 7H 03M 1/06 B

Ipc: 7H 03M 1/78 A

RBV Designated contracting states (corrected)

Designated state(s): DE FR GB IE IT NL

17Q First examination report despatched

Effective date: 20050314

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB IE IT NL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.

Effective date: 20060816

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20060816

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 60030125

Country of ref document: DE

Date of ref document: 20060928

Kind code of ref document: P

NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20070518

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20070518

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20150601

Year of fee payment: 16

Ref country code: GB

Payment date: 20150424

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20150424

Year of fee payment: 16

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 60030125

Country of ref document: DE

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20160518

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20170131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20161201

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20160531

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20160518