JP3716101B2 - リードフレーム及びそれを用いた半導体装置の製造方法並びに半導体装置 - Google Patents

リードフレーム及びそれを用いた半導体装置の製造方法並びに半導体装置 Download PDF

Info

Publication number
JP3716101B2
JP3716101B2 JP21683798A JP21683798A JP3716101B2 JP 3716101 B2 JP3716101 B2 JP 3716101B2 JP 21683798 A JP21683798 A JP 21683798A JP 21683798 A JP21683798 A JP 21683798A JP 3716101 B2 JP3716101 B2 JP 3716101B2
Authority
JP
Japan
Prior art keywords
semiconductor chip
die pad
lead frame
semiconductor device
pad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP21683798A
Other languages
English (en)
Japanese (ja)
Other versions
JP2000049272A (ja
JP2000049272A5 (enExample
Inventor
孝哉 菊地
仁 松井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP21683798A priority Critical patent/JP3716101B2/ja
Publication of JP2000049272A publication Critical patent/JP2000049272A/ja
Publication of JP2000049272A5 publication Critical patent/JP2000049272A5/ja
Application granted granted Critical
Publication of JP3716101B2 publication Critical patent/JP3716101B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83385—Shape, e.g. interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Wire Bonding (AREA)
  • Die Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP21683798A 1998-07-31 1998-07-31 リードフレーム及びそれを用いた半導体装置の製造方法並びに半導体装置 Expired - Fee Related JP3716101B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21683798A JP3716101B2 (ja) 1998-07-31 1998-07-31 リードフレーム及びそれを用いた半導体装置の製造方法並びに半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21683798A JP3716101B2 (ja) 1998-07-31 1998-07-31 リードフレーム及びそれを用いた半導体装置の製造方法並びに半導体装置

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2005085161A Division JP2005223352A (ja) 2005-03-24 2005-03-24 半導体装置及び半導体装置の製造方法

Publications (3)

Publication Number Publication Date
JP2000049272A JP2000049272A (ja) 2000-02-18
JP2000049272A5 JP2000049272A5 (enExample) 2005-02-10
JP3716101B2 true JP3716101B2 (ja) 2005-11-16

Family

ID=16694688

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21683798A Expired - Fee Related JP3716101B2 (ja) 1998-07-31 1998-07-31 リードフレーム及びそれを用いた半導体装置の製造方法並びに半導体装置

Country Status (1)

Country Link
JP (1) JP3716101B2 (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100552353B1 (ko) * 1992-03-27 2006-06-20 가부시키가이샤 히타치초엘에스아이시스템즈 리이드프레임및그것을사용한반도체집적회로장치와그제조방법
US6856075B1 (en) 2001-06-22 2005-02-15 Hutchinson Technology Incorporated Enhancements for adhesive attachment of piezoelectric motor elements to a disk drive suspension
JP4055158B2 (ja) 2003-05-28 2008-03-05 ヤマハ株式会社 リードフレーム及びリードフレームを備えた半導体装置
JP2005286355A (ja) * 2005-06-23 2005-10-13 Renesas Technology Corp 半導体装置
JP2010109234A (ja) * 2008-10-31 2010-05-13 Renesas Technology Corp 半導体装置

Also Published As

Publication number Publication date
JP2000049272A (ja) 2000-02-18

Similar Documents

Publication Publication Date Title
KR100255550B1 (ko) 오프셋 와이어 본드 및 지지블록 공동을 사용한 양면 와이어 본드된 집적 회로 칩 패키지 및 그 제조방법
JP3461720B2 (ja) 樹脂封止型半導体装置
US5637913A (en) Leadframe semiconductor integrated circuit device using the same and method of and process for fabricating the two
US5696033A (en) Method for packaging a semiconductor die
JP3255646B2 (ja) 樹脂封止型半導体装置の製造方法
JP3285815B2 (ja) リードフレーム，樹脂封止型半導体装置及びその製造方法
JPWO1998035382A1 (ja) 樹脂封止型半導体装置およびその製造方法
JP2017028333A (ja) 半導体装置の製造方法
JPH11340409A (ja) リードフレームおよびその製造方法ならびに樹脂封止型半導体装置およびその製造方法
KR100366111B1 (ko) 수지봉합형 반도체장치의 구조
JP3535760B2 (ja) 樹脂封止型半導体装置，その製造方法及びリードフレーム
JP3716101B2 (ja) リードフレーム及びそれを用いた半導体装置の製造方法並びに半導体装置
JP3458057B2 (ja) 樹脂封止型半導体装置
JP3445930B2 (ja) 樹脂封止型半導体装置
JP2005223352A (ja) 半導体装置及び半導体装置の製造方法
JP3443406B2 (ja) 樹脂封止型半導体装置
JP3507819B2 (ja) 樹脂封止型半導体装置及びその製造方法
JP3843654B2 (ja) リードフレームとそれを用いた樹脂封止型半導体装置の製造方法
JP3847432B2 (ja) 樹脂封止半導体装置及びその製造方法
JP2001185567A (ja) 半導体装置およびその製造方法
JP3959898B2 (ja) 樹脂封止型半導体装置の製造方法
JP3642545B2 (ja) 樹脂封止型半導体装置
JP3528711B2 (ja) リードフレームとそれを用いた樹脂封止型半導体装置およびその製造方法
KR100281122B1 (ko) 반도체패키지
JP2000124384A (ja) 半導体装置及びそれに用いるリードフレーム並びに半導体装置の製造方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040303

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040303

RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20040303

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20041027

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20041109

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050107

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20050201

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050324

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20050411

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20050517

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050713

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20050823

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20050829

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313117

R371 Transfer withdrawn

Free format text: JAPANESE INTERMEDIATE CODE: R371

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313117

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080902

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090902

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100902

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110902

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120902

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130902

Year of fee payment: 8

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees