JP3714762B2 - 遅延回路および半導体記憶装置 - Google Patents

遅延回路および半導体記憶装置 Download PDF

Info

Publication number
JP3714762B2
JP3714762B2 JP06629697A JP6629697A JP3714762B2 JP 3714762 B2 JP3714762 B2 JP 3714762B2 JP 06629697 A JP06629697 A JP 06629697A JP 6629697 A JP6629697 A JP 6629697A JP 3714762 B2 JP3714762 B2 JP 3714762B2
Authority
JP
Japan
Prior art keywords
delay circuit
circuit
input
signal
output signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP06629697A
Other languages
English (en)
Japanese (ja)
Other versions
JPH10261941A5 (enExample
JPH10261941A (ja
Inventor
康一 鈴木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP06629697A priority Critical patent/JP3714762B2/ja
Priority to US08/902,273 priority patent/US5929681A/en
Publication of JPH10261941A publication Critical patent/JPH10261941A/ja
Priority to US09/306,843 priority patent/US20010043104A1/en
Publication of JPH10261941A5 publication Critical patent/JPH10261941A5/ja
Application granted granted Critical
Publication of JP3714762B2 publication Critical patent/JP3714762B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/20Memory cell initialisation circuits, e.g. when powering up or down, memory clear, latent image memory
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/18Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/131Digitally controlled

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Pulse Circuits (AREA)
  • Shift Register Type Memory (AREA)
  • Electronic Switches (AREA)
  • Dram (AREA)
JP06629697A 1997-03-19 1997-03-19 遅延回路および半導体記憶装置 Expired - Lifetime JP3714762B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP06629697A JP3714762B2 (ja) 1997-03-19 1997-03-19 遅延回路および半導体記憶装置
US08/902,273 US5929681A (en) 1997-03-19 1997-07-29 Delay circuit applied to semiconductor memory device having auto power-down function
US09/306,843 US20010043104A1 (en) 1997-03-19 1999-05-07 Delay circuit applied to semiconductor memory device having auto power-down function

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP06629697A JP3714762B2 (ja) 1997-03-19 1997-03-19 遅延回路および半導体記憶装置

Publications (3)

Publication Number Publication Date
JPH10261941A JPH10261941A (ja) 1998-09-29
JPH10261941A5 JPH10261941A5 (enExample) 2004-12-02
JP3714762B2 true JP3714762B2 (ja) 2005-11-09

Family

ID=13311723

Family Applications (1)

Application Number Title Priority Date Filing Date
JP06629697A Expired - Lifetime JP3714762B2 (ja) 1997-03-19 1997-03-19 遅延回路および半導体記憶装置

Country Status (2)

Country Link
US (2) US5929681A (enExample)
JP (1) JP3714762B2 (enExample)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1992016998A1 (en) 1991-03-18 1992-10-01 Quality Semiconductor, Inc. Fast transmission gate switch
KR100280472B1 (ko) * 1998-04-24 2001-03-02 김영환 지연회로
US6150864A (en) * 1998-08-24 2000-11-21 Yach; Randy L. Time delay circuit which is voltage independent
JP2002124858A (ja) * 2000-08-10 2002-04-26 Nec Corp 遅延回路および方法
US6614278B2 (en) * 2001-05-29 2003-09-02 Samsung Electronics Co., Ltd. Pulsed signal transition delay adjusting circuit
US6753708B2 (en) 2002-06-13 2004-06-22 Hewlett-Packard Development Company, L.P. Driver circuit connected to pulse shaping circuitry and method of operating same
US6759880B2 (en) 2002-06-13 2004-07-06 Hewlett-Packard Development Company, L.P. Driver circuit connected to a switched capacitor and method of operating same
JP2005191635A (ja) * 2003-12-24 2005-07-14 Sanyo Electric Co Ltd 遅延回路およびそれを含む表示装置
KR100558600B1 (ko) * 2005-02-02 2006-03-13 삼성전자주식회사 반도체 장치의 지연회로
CN101242172B (zh) * 2007-02-08 2010-05-19 佛山市顺德区顺达电脑厂有限公司 延迟电路
EP2290819A1 (en) * 2009-08-19 2011-03-02 ST-Ericsson (France) SAS Node management of an electronic circuit component
FR2989850B1 (fr) 2012-04-24 2014-05-02 St Microelectronics Rousset Filtre passe-bas ayant un delai augmente
EP3182589A1 (en) * 2015-12-17 2017-06-21 IMEC vzw Delay control circuit
CN109143310B (zh) * 2017-06-27 2020-07-28 中国科学院高能物理研究所 定时电路、读出电路、闪烁探测器及定时方法
JP2020004119A (ja) * 2018-06-28 2020-01-09 ルネサスエレクトロニクス株式会社 半導体装置およびそれを用いた制御システム
JP2020009240A (ja) * 2018-07-10 2020-01-16 ソニー株式会社 信号処理回路、信号処理装置及び信号処理方法
CN114726348B (zh) 2018-08-01 2023-06-06 美光科技公司 半导体装置、延迟电路和相关方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2912492A1 (de) * 1979-03-29 1980-10-09 Siemens Ag Monolithisch integrierbarer rechteckimpulsgenerator
JPH0691444B2 (ja) * 1987-02-25 1994-11-14 三菱電機株式会社 相補形絶縁ゲ−トインバ−タ
FR2699023B1 (fr) * 1992-12-09 1995-02-24 Texas Instruments France Circuit à retard commandé.
AU7981094A (en) * 1993-11-09 1995-05-29 Motorola, Inc. Circuit and method for generating a delayed output signal
US5793238A (en) * 1996-11-01 1998-08-11 Cypress Semiconductor Corp. RC delay with feedback

Also Published As

Publication number Publication date
US5929681A (en) 1999-07-27
US20010043104A1 (en) 2001-11-22
JPH10261941A (ja) 1998-09-29

Similar Documents

Publication Publication Date Title
US5612642A (en) Power-on reset circuit with hysteresis
KR100231951B1 (ko) 반도체 집적회로
KR950014093B1 (ko) 반도체 메모리장치
US5929681A (en) Delay circuit applied to semiconductor memory device having auto power-down function
US20030122597A1 (en) Voltage detection circuit, power-on/off reset circuit, and semiconductor device
US7965569B2 (en) Semiconductor storage device
US5821787A (en) Power-on reset circuit with well-defined reassertion voltage
US5001668A (en) Nonvolatile memory circuit device with low power consumption and wide operating voltage range
JPH10188585A (ja) 不揮発性半導体記憶装置とその定電圧発生回路
JPH07105141B2 (ja) メモリ素子内のセンスアンプドライバー
KR920010824B1 (ko) 반도체 메모리
US6972606B2 (en) Delay circuits and related apparatus for extending delay time by active feedback elements
JP3598008B2 (ja) 半導体装置
US5812474A (en) I/O bias circuit insensitive to inadvertent power supply variations for MOS memory
KR100463816B1 (ko) 충전회로 및 이를 이용한 반도체기억장치
US6424572B2 (en) Semiconductor memory apparatus that can surely attain discharge operation while reducing discharge period when reading operation is done
EP0915476B1 (en) Method and circuit for regulating the length of an ATD pulse signal
US7400547B2 (en) Semiconductor integrated circuit with power-reducing standby state
US5949722A (en) I/O bias circuit insensitive to inadvertent power supply variations for MOS memory
KR960001105B1 (ko) 반도체 집적회로
KR20010081707A (ko) 파워온 리셋 회로
JP2930014B2 (ja) オープンドレイン電流制御回路
JP2587529B2 (ja) 半導体集積回路
JP3968152B2 (ja) 不揮発性メモリセルの読み取り基準信号を生成する方法および回路
KR19980082311A (ko) 반도체 메모리 장치용 데이터 출력버퍼

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20050715

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20050726

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20050823

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080902

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090902

Year of fee payment: 4

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090902

Year of fee payment: 4

R371 Transfer withdrawn

Free format text: JAPANESE INTERMEDIATE CODE: R371

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090902

Year of fee payment: 4

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090902

Year of fee payment: 4

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090902

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100902

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100902

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110902

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110902

Year of fee payment: 6

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110902

Year of fee payment: 6

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120902

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120902

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130902

Year of fee payment: 8

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

EXPY Cancellation because of completion of term