JP3701405B2 - スタティック型半導体記憶装置 - Google Patents

スタティック型半導体記憶装置 Download PDF

Info

Publication number
JP3701405B2
JP3701405B2 JP22542196A JP22542196A JP3701405B2 JP 3701405 B2 JP3701405 B2 JP 3701405B2 JP 22542196 A JP22542196 A JP 22542196A JP 22542196 A JP22542196 A JP 22542196A JP 3701405 B2 JP3701405 B2 JP 3701405B2
Authority
JP
Japan
Prior art keywords
polysilicon
film
insulating film
contact
thickness
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP22542196A
Other languages
English (en)
Japanese (ja)
Other versions
JPH1070198A (ja
JPH1070198A5 (2
Inventor
祐忠 栗山
一仁 塘
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Technology Corp
Original Assignee
Renesas Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Technology Corp filed Critical Renesas Technology Corp
Priority to JP22542196A priority Critical patent/JP3701405B2/ja
Priority to US08/795,176 priority patent/US6501178B1/en
Priority to TW086103787A priority patent/TW346682B/zh
Priority to DE19714687A priority patent/DE19714687C2/de
Priority to FR9704840A priority patent/FR2753005B1/fr
Priority to CNB971105642A priority patent/CN1146045C/zh
Priority to KR1019970014648A priority patent/KR100253960B1/ko
Publication of JPH1070198A publication Critical patent/JPH1070198A/ja
Publication of JPH1070198A5 publication Critical patent/JPH1070198A5/ja
Application granted granted Critical
Publication of JP3701405B2 publication Critical patent/JP3701405B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B10/00Static random access memory [SRAM] devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B10/00Static random access memory [SRAM] devices
    • H10B10/12Static random access memory [SRAM] devices comprising a MOSFET load element
    • H10B10/125Static random access memory [SRAM] devices comprising a MOSFET load element the MOSFET being a thin film transistor [TFT]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00Interconnections in chips, wafers or substrates
    • H10W20/40Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/42Vias, e.g. via plugs
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S257/00Active solid-state devices, e.g. transistors, solid-state diodes
    • Y10S257/903FET configuration adapted for use as static memory cell

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Memories (AREA)
  • Thin Film Transistor (AREA)
  • Non-Volatile Memory (AREA)
JP22542196A 1996-08-27 1996-08-27 スタティック型半導体記憶装置 Expired - Fee Related JP3701405B2 (ja)

Priority Applications (7)

Application Number Priority Date Filing Date Title
JP22542196A JP3701405B2 (ja) 1996-08-27 1996-08-27 スタティック型半導体記憶装置
US08/795,176 US6501178B1 (en) 1996-08-27 1997-02-04 Semiconductor device
TW086103787A TW346682B (en) 1996-08-27 1997-03-25 Semiconductor device
DE19714687A DE19714687C2 (de) 1996-08-27 1997-04-09 Halbleitervorrichtung mit einer Mehrschichtverbindungsstruktur
FR9704840A FR2753005B1 (fr) 1996-08-27 1997-04-18 Dispositif a semiconducteurs comportant une structure d'interconnexion perfectionnee
CNB971105642A CN1146045C (zh) 1996-08-27 1997-04-18 半导体器件
KR1019970014648A KR100253960B1 (ko) 1996-08-27 1997-04-19 반도체장치

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP22542196A JP3701405B2 (ja) 1996-08-27 1996-08-27 スタティック型半導体記憶装置

Publications (3)

Publication Number Publication Date
JPH1070198A JPH1070198A (ja) 1998-03-10
JPH1070198A5 JPH1070198A5 (2) 2004-09-09
JP3701405B2 true JP3701405B2 (ja) 2005-09-28

Family

ID=16829115

Family Applications (1)

Application Number Title Priority Date Filing Date
JP22542196A Expired - Fee Related JP3701405B2 (ja) 1996-08-27 1996-08-27 スタティック型半導体記憶装置

Country Status (7)

Country Link
US (1) US6501178B1 (2)
JP (1) JP3701405B2 (2)
KR (1) KR100253960B1 (2)
CN (1) CN1146045C (2)
DE (1) DE19714687C2 (2)
FR (1) FR2753005B1 (2)
TW (1) TW346682B (2)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ITTO20021118A1 (it) * 2002-12-24 2004-06-25 St Microelectronics Srl Dispositivo mos e procedimento di fabbricazione di
US20050275043A1 (en) * 2004-06-10 2005-12-15 Chien-Chao Huang Novel semiconductor device design
US20080251934A1 (en) * 2007-04-13 2008-10-16 Jack Allan Mandelman Semiconductor Device Structures and Methods of Fabricating Semiconductor Device Structures for Use in SRAM Devices
US20080251878A1 (en) * 2007-04-13 2008-10-16 International Business Machines Corporation Structure incorporating semiconductor device structures for use in sram devices
US11011613B2 (en) * 2018-12-04 2021-05-18 Wuhan China Star Optoelectronics Semiconductor Display Technology Co., Ltd. Flexible substrate with high dielectric-constant film and manufacturing method thereof
US11600519B2 (en) * 2019-09-16 2023-03-07 International Business Machines Corporation Skip-via proximity interconnect

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62260340A (ja) * 1986-05-06 1987-11-12 Toshiba Corp 半導体装置の製造方法
ATE75340T1 (de) 1987-01-28 1992-05-15 Advanced Micro Devices Inc Statische ram-zellen mit vier transistoren.
JPS63260054A (ja) 1987-04-16 1988-10-27 Nec Corp 半導体集積回路装置
JPH01264254A (ja) * 1988-04-15 1989-10-20 Agency Of Ind Science & Technol 積層型半導体装置の製造方法
EP0469214A1 (en) 1990-07-31 1992-02-05 International Business Machines Corporation Method of forming stacked conductive and/or resistive polysilicon lands in multilevel semiconductor chips and structures resulting therefrom
JPH04144281A (ja) 1990-10-05 1992-05-18 Mitsubishi Electric Corp 半導体記憶装置
JP2519837B2 (ja) * 1991-02-07 1996-07-31 株式会社東芝 半導体集積回路およびその製造方法
DE69231233T2 (de) * 1991-03-08 2000-11-30 Fujitsu Ltd., Kawasaki Halbleiterspeicheranordnung mit einem Dünnschichttransistor und Herstellungsmethode für selben
JPH065820A (ja) 1992-06-18 1994-01-14 Nec Kyushu Ltd 半導体装置
US5439848A (en) * 1992-12-30 1995-08-08 Sharp Microelectronics Technology, Inc. Method for fabricating a self-aligned multi-level interconnect
JP2906971B2 (ja) 1993-12-30 1999-06-21 日本電気株式会社 半導体記憶装置の製造方法
US5571751A (en) * 1994-05-09 1996-11-05 National Semiconductor Corporation Interconnect structures for integrated circuits
JP3319872B2 (ja) 1994-05-24 2002-09-03 三菱電機株式会社 半導体記憶装置
JP2601202B2 (ja) * 1994-07-05 1997-04-16 日本電気株式会社 半導体記憶装置
US5426324A (en) 1994-08-11 1995-06-20 International Business Machines Corporation High capacitance multi-level storage node for high density TFT load SRAMs with low soft error rates
JP2689923B2 (ja) * 1994-11-11 1997-12-10 日本電気株式会社 半導体装置およびその製造方法
JP2647045B2 (ja) * 1995-02-28 1997-08-27 日本電気株式会社 半導体記憶装置及びその製造方法
US5547892A (en) * 1995-04-27 1996-08-20 Taiwan Semiconductor Manufacturing Company Process for forming stacked contacts and metal contacts on static random access memory having thin film transistors
US5684331A (en) * 1995-06-07 1997-11-04 Lg Semicon Co., Ltd. Multilayered interconnection of semiconductor device
US5545584A (en) 1995-07-03 1996-08-13 Taiwan Semiconductor Manufacturing Company Unified contact plug process for static random access memory (SRAM) having thin film transistors
US5591673A (en) * 1995-07-05 1997-01-07 Taiwan Semiconductor Manufacturing Company Ltd. Tungsten stud process for stacked via applications

Also Published As

Publication number Publication date
CN1146045C (zh) 2004-04-14
CN1175090A (zh) 1998-03-04
FR2753005B1 (fr) 2001-01-05
US6501178B1 (en) 2002-12-31
DE19714687A1 (de) 1998-03-05
DE19714687C2 (de) 2001-10-04
JPH1070198A (ja) 1998-03-10
TW346682B (en) 1998-12-01
KR100253960B1 (ko) 2000-04-15
KR19980018086A (ko) 1998-06-05
FR2753005A1 (fr) 1998-03-06

Similar Documents

Publication Publication Date Title
US6809364B2 (en) Semiconductor integrated circuit device and a method of manufacture thereof
US5300814A (en) Semiconductor device having a semiconductor substrate with reduced step between memory cells
KR100292279B1 (ko) 반도체장치및그제조방법
US6333548B1 (en) Semiconductor device with etch stopping film
JP3256048B2 (ja) 半導体装置及びその製造方法
US6596466B1 (en) Contact structure and method of forming a contact structure
US5661325A (en) SRAM structure
US7923843B2 (en) Semiconductor device with a contact plug connected to multiple interconnects formed within
US6383862B2 (en) Method of forming a contact hole in a semiconductor substrate using oxide spacers on the sidewalls of the contact hole
JP3701405B2 (ja) スタティック型半導体記憶装置
US6479860B2 (en) Semiconductor memory device
US5510292A (en) Manufacturing method for a semiconductor device having local interconnections
US6104050A (en) Methods for fabricating integrated circuit devices including etching barrier layers and related structures
US7429762B2 (en) Semiconductor device and method of fabricating the same
US5290728A (en) Method for producing a semiconductor device
JP3144367B2 (ja) Cob型dram半導体装置及びその製造方法
JP3165693B2 (ja) スタックトキャパシタ型dram
JPH04215473A (ja) スタティックram
US6580175B1 (en) Semiconductor layout structure for a conductive layer and contact hole
JP2855991B2 (ja) 半導体装置の製造方法
JP3374837B2 (ja) スタックトキャパシタ型dramの製造方法
KR20010030365A (ko) 반도체장치 및 그 제조방법
JPH088349A (ja) 半導体装置の製造方法
JPH03145159A (ja) 半導体記憶装置およびその製造方法
JPH05235307A (ja) 半導体装置およびフォトマスク

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20040901

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20040914

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20041110

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20050308

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050420

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20050606

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20050712

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20050713

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080722

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090722

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100722

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110722

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110722

Year of fee payment: 6

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110722

Year of fee payment: 6

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees