JP3280988B2 - 自己調整式の非集積形コンデンサ構成装置を有するメモリ装置 - Google Patents

自己調整式の非集積形コンデンサ構成装置を有するメモリ装置

Info

Publication number
JP3280988B2
JP3280988B2 JP51609198A JP51609198A JP3280988B2 JP 3280988 B2 JP3280988 B2 JP 3280988B2 JP 51609198 A JP51609198 A JP 51609198A JP 51609198 A JP51609198 A JP 51609198A JP 3280988 B2 JP3280988 B2 JP 3280988B2
Authority
JP
Japan
Prior art keywords
contact
memory device
capacitor
transistor
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP51609198A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001501370A (ja
Inventor
ハルトナー ヴァルター
シンドラー ギュンター
マズレ―エスペヨ カルロス
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Publication of JP2001501370A publication Critical patent/JP2001501370A/ja
Application granted granted Critical
Publication of JP3280988B2 publication Critical patent/JP3280988B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/834—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET] comprising FinFETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0144—Manufacturing their gate insulating layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07221—Aligning
    • H10W72/07227—Aligning involving guiding structures, e.g. spacers or supporting members
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07231—Techniques
    • H10W72/07236—Soldering or alloying
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/281—Auxiliary members
    • H10W72/285—Alignment aids, e.g. alignment marks
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Semiconductor Memories (AREA)
  • Wire Bonding (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP51609198A 1996-09-30 1997-08-07 自己調整式の非集積形コンデンサ構成装置を有するメモリ装置 Expired - Fee Related JP3280988B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE19640213A DE19640213C1 (de) 1996-09-30 1996-09-30 Speicheranordnung mit selbstjustierender nicht integrierter Kondensatoranordnung
DE19640213.1 1996-09-30
PCT/DE1997/001664 WO1998014996A1 (de) 1996-09-30 1997-08-07 Speicheranordnung mit selbstjustierender nicht integrierter kondensatoranordnung

Publications (2)

Publication Number Publication Date
JP2001501370A JP2001501370A (ja) 2001-01-30
JP3280988B2 true JP3280988B2 (ja) 2002-05-13

Family

ID=7807379

Family Applications (1)

Application Number Title Priority Date Filing Date
JP51609198A Expired - Fee Related JP3280988B2 (ja) 1996-09-30 1997-08-07 自己調整式の非集積形コンデンサ構成装置を有するメモリ装置

Country Status (9)

Country Link
US (1) US6097050A (index.php)
EP (1) EP0931337A1 (index.php)
JP (1) JP3280988B2 (index.php)
KR (1) KR100414237B1 (index.php)
CN (1) CN1158700C (index.php)
DE (1) DE19640213C1 (index.php)
IN (1) IN192035B (index.php)
TW (1) TW369695B (index.php)
WO (1) WO1998014996A1 (index.php)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100551607B1 (ko) * 1998-01-19 2006-02-13 시티즌 도케이 가부시키가이샤 반도체 패키지
JP3743891B2 (ja) * 2003-05-09 2006-02-08 松下電器産業株式会社 不揮発性メモリおよびその製造方法
KR100778227B1 (ko) 2006-08-23 2007-11-20 동부일렉트로닉스 주식회사 반도체 소자 및 그 제조방법
KR100852603B1 (ko) * 2006-12-27 2008-08-14 동부일렉트로닉스 주식회사 반도체소자 및 그 제조방법
JP5585167B2 (ja) * 2010-03-30 2014-09-10 富士通株式会社 電子デバイス及び電子デバイスの製造方法
CN116076163A (zh) * 2020-09-29 2023-05-05 华为技术有限公司 三维存储器及其制备方法、电子设备

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4912545A (en) 1987-09-16 1990-03-27 Irvine Sensors Corporation Bonding of aligned conductive bumps on adjacent surfaces

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2788265B2 (ja) * 1988-07-08 1998-08-20 オリンパス光学工業株式会社 強誘電体メモリ及びその駆動方法，製造方法
DE3824008A1 (de) * 1988-07-15 1990-01-25 Contraves Ag Elektronische schaltung sowie verfahren zu deren herstellung
US5406701A (en) * 1992-10-02 1995-04-18 Irvine Sensors Corporation Fabrication of dense parallel solder bump connections
US5335138A (en) * 1993-02-12 1994-08-02 Micron Semiconductor, Inc. High dielectric constant capacitor and method of manufacture
KR960009074A (ko) * 1994-08-29 1996-03-22 모리시다 요이치 반도체 장치 및 그 제조방법

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4912545A (en) 1987-09-16 1990-03-27 Irvine Sensors Corporation Bonding of aligned conductive bumps on adjacent surfaces

Also Published As

Publication number Publication date
WO1998014996A1 (de) 1998-04-09
TW369695B (en) 1999-09-11
US6097050A (en) 2000-08-01
CN1158700C (zh) 2004-07-21
KR20000048721A (ko) 2000-07-25
EP0931337A1 (de) 1999-07-28
JP2001501370A (ja) 2001-01-30
CN1231761A (zh) 1999-10-13
DE19640213C1 (de) 1998-03-05
IN192035B (index.php) 2004-02-14
KR100414237B1 (ko) 2004-01-13

Similar Documents

Publication Publication Date Title
US7560760B2 (en) Ferroelectric memory devices having expanded plate lines
US5355277A (en) Thin film capacitor
US7402871B2 (en) Semiconductor device having resistor and method of fabricating the same
JP2002270788A (ja) 半導体装置及びその製造方法
JP3280988B2 (ja) 自己調整式の非集積形コンデンサ構成装置を有するメモリ装置
JPH05218347A (ja) 半導体メモリセル及びその製造方法
JP3629123B2 (ja) Ｄｒａｍセルアレイ及びｄｒａｍセルアレイの構成要素を配列する方法
US6573111B2 (en) Method of making a semiconductor device with capacitor element
US5686746A (en) Semiconductor memory device and a method of making the same
JPH01251760A (ja) 強誘電体記憶装置
JPH0294558A (ja) 半導体記憶装置及びその製造方法
JP3676381B2 (ja) バリアのない半導体メモリ装置の製造方法
US5637526A (en) Method of making a capacitor in a semiconductor device
US6087687A (en) MISFET device with ferroelectric gate insulator
US5583357A (en) Semiconductor device and a method for manufacturing the same
JPH0321062A (ja) 半導体記憶装置
JPH0575057A (ja) 半導体記憶装置
US6552379B2 (en) Semiconductor device and manufacturing method thereof
US7528490B2 (en) Semiconductor device and ferroelectric memory, and method for manufacturing semiconductor device
JPH0194648A (ja) 半導体装置
JPH05190797A (ja) 半導体記憶装置
JPH07321232A (ja) 半導体記憶装置及びその製造方法
KR20030028044A (ko) 강유전체 메모리 소자 및 그 제조방법
KR910007415B1 (ko) 적층캐패시터 구조를 갖는 반도체 기억장치 및 그 제조방법
JP2000503813A (ja) バリヤのない半導体メモリ装置を製造する方法

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080222

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090222

Year of fee payment: 7

LAPS Cancellation because of no payment of annual fees