JP3083567B2 - Sramメモリセル - Google Patents
SramメモリセルInfo
- Publication number
- JP3083567B2 JP3083567B2 JP09512314A JP51231497A JP3083567B2 JP 3083567 B2 JP3083567 B2 JP 3083567B2 JP 09512314 A JP09512314 A JP 09512314A JP 51231497 A JP51231497 A JP 51231497A JP 3083567 B2 JP3083567 B2 JP 3083567B2
- Authority
- JP
- Japan
- Prior art keywords
- memory cell
- bistable
- effect transistor
- potential
- transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
- Semiconductor Memories (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19535106A DE19535106C2 (de) | 1995-09-21 | 1995-09-21 | SRAM-Speicherzelle |
| DE19535106.1 | 1995-09-21 | ||
| PCT/DE1996/001745 WO1997011465A2 (de) | 1995-09-21 | 1996-09-16 | Sram-speicherzelle |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH11500563A JPH11500563A (ja) | 1999-01-12 |
| JP3083567B2 true JP3083567B2 (ja) | 2000-09-04 |
Family
ID=7772785
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP09512314A Expired - Fee Related JP3083567B2 (ja) | 1995-09-21 | 1996-09-16 | Sramメモリセル |
Country Status (11)
| Country | Link |
|---|---|
| US (1) | US6067247A (instruction) |
| EP (1) | EP0852056B1 (instruction) |
| JP (1) | JP3083567B2 (instruction) |
| KR (1) | KR100286953B1 (instruction) |
| CN (1) | CN1197532A (instruction) |
| AT (1) | ATE181450T1 (instruction) |
| DE (2) | DE19535106C2 (instruction) |
| ES (1) | ES2135925T3 (instruction) |
| IN (1) | IN188999B (instruction) |
| RU (1) | RU2188465C2 (instruction) |
| WO (1) | WO1997011465A2 (instruction) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6301147B1 (en) * | 1997-12-17 | 2001-10-09 | National Scientific Corporation | Electronic semiconductor circuit which includes a tunnel diode |
| GB2360113B (en) * | 2000-03-08 | 2004-11-10 | Seiko Epson Corp | Dynamic random access memory |
| JP2003257184A (ja) * | 2002-02-28 | 2003-09-12 | Mitsubishi Electric Corp | 半導体記憶装置 |
| CN100412991C (zh) * | 2006-07-05 | 2008-08-20 | 北京大学 | 利用深亚微米cmos标准工艺实现的eeprom电平转换电路及方法 |
| RU2470390C1 (ru) * | 2011-05-03 | 2012-12-20 | Федеральное государственное бюджетное образовательное учреждение высшего профессионального образования "Санкт-Петербургский государственный политехнический университет" (ФГБОУ ВПО "СПбГПУ") | Статическая запоминающая ячейка с двумя адресными входами |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| NL7908340A (nl) * | 1979-11-15 | 1981-06-16 | Philips Nv | Geheugencelinrichting voor statisch geheugen. |
| JPS56143587A (en) * | 1980-03-26 | 1981-11-09 | Fujitsu Ltd | Static type memory circuit |
| FR2511822A1 (fr) * | 1981-08-21 | 1983-02-25 | Thomson Csf | Circuit logique bistable utilisant des transistors a effet de champ a faible tension de seuil et dispositif de memorisation comportant un tel circuit |
| FR2629941B1 (fr) * | 1988-04-12 | 1991-01-18 | Commissariat Energie Atomique | Memoire et cellule memoire statiques du type mis, procede de memorisation |
| RU2018979C1 (ru) * | 1991-04-22 | 1994-08-30 | Научно-исследовательский институт молекулярной электроники | Запоминающее устройство |
| JP3288189B2 (ja) * | 1994-12-12 | 2002-06-04 | 三菱電機株式会社 | スタティックランダムアクセスメモリ |
| GB9509817D0 (en) * | 1995-05-11 | 1995-07-05 | Xilinx Inc | Sense amplifier for reading logic device |
-
1995
- 1995-09-21 DE DE19535106A patent/DE19535106C2/de not_active Expired - Fee Related
-
1996
- 1996-09-10 IN IN1680CA1996 patent/IN188999B/en unknown
- 1996-09-16 AT AT96934423T patent/ATE181450T1/de not_active IP Right Cessation
- 1996-09-16 ES ES96934423T patent/ES2135925T3/es not_active Expired - Lifetime
- 1996-09-16 DE DE59602264T patent/DE59602264D1/de not_active Expired - Fee Related
- 1996-09-16 KR KR1019980701993A patent/KR100286953B1/ko not_active Expired - Fee Related
- 1996-09-16 WO PCT/DE1996/001745 patent/WO1997011465A2/de active IP Right Grant
- 1996-09-16 CN CN96197120A patent/CN1197532A/zh active Pending
- 1996-09-16 EP EP96934423A patent/EP0852056B1/de not_active Expired - Lifetime
- 1996-09-16 RU RU98107644/09A patent/RU2188465C2/ru not_active IP Right Cessation
- 1996-09-16 JP JP09512314A patent/JP3083567B2/ja not_active Expired - Fee Related
-
1998
- 1998-03-23 US US09/047,162 patent/US6067247A/en not_active Expired - Fee Related
Non-Patent Citations (2)
| Title |
|---|
| C.E.DANIEL CHEN"Single−Transistor Latch in SOI MOSFET’s",IEEE ELECTRON DEVICE LETTERS,VOL.9,NO.12,DECEMBER 1988 |
| NEAL KISTLER"Detailed Characterization and Analysis of Breakdown Voltage in Fully Depleted SOI n−MOSFET’s",IEEE TRANSACTIONS ON ELECTRON DEVICES,VOL.41,NO.7,JULY 1994 |
Also Published As
| Publication number | Publication date |
|---|---|
| RU2188465C2 (ru) | 2002-08-27 |
| DE19535106C2 (de) | 1998-03-19 |
| IN188999B (instruction) | 2002-12-07 |
| EP0852056B1 (de) | 1999-06-16 |
| ATE181450T1 (de) | 1999-07-15 |
| KR19990045750A (ko) | 1999-06-25 |
| EP0852056A2 (de) | 1998-07-08 |
| DE19535106A1 (de) | 1997-03-27 |
| CN1197532A (zh) | 1998-10-28 |
| ES2135925T3 (es) | 1999-11-01 |
| WO1997011465A2 (de) | 1997-03-27 |
| DE59602264D1 (de) | 1999-07-22 |
| KR100286953B1 (ko) | 2001-04-16 |
| JPH11500563A (ja) | 1999-01-12 |
| WO1997011465A3 (de) | 1997-04-17 |
| US6067247A (en) | 2000-05-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1575055B1 (en) | Cmis semiconductor nonvolatile storage circuit | |
| US6949782B2 (en) | Semiconductor memories | |
| US5515311A (en) | Method of driving ferroelectric memory | |
| US5986932A (en) | Non-volatile static random access memory and methods for using same | |
| US6724655B2 (en) | Memory cell using negative differential resistance field effect transistors | |
| US5914895A (en) | Non-volatile random access memory and methods for making and configuring same | |
| US20070211535A1 (en) | Dynamic random access memory | |
| US5134581A (en) | Highly stable semiconductor memory with a small memory cell area | |
| CN110428858B (zh) | 基于具有滞回特性器件的静态存储器 | |
| KR20010075543A (ko) | 반도체 장치 | |
| US20020051379A1 (en) | Loadless 4T SRAM cell with PMOS drivers | |
| US6990016B2 (en) | Method of making memory cell utilizing negative differential resistance devices | |
| US7307872B2 (en) | Nonvolatile semiconductor static random access memory device | |
| JP3269054B2 (ja) | 縮小表面領域を有するsramメモリ・セル | |
| JP3083567B2 (ja) | Sramメモリセル | |
| US8618870B2 (en) | Voltage characteristic regulating method of latch circuit, voltage characteristic regulating method of semiconductor device, and voltage characteristic regulator of latch circuit | |
| CN102842340B (zh) | 基于pnpn结构的sram电路及其读写方法 | |
| JPS59121694A (ja) | 電力散逸を減少させたmosランダムアクセスメモリ用の交差結合型トランジスタメモリセル | |
| JP2006065995A (ja) | 半導体記憶装置及び電子機器 | |
| US20220068340A1 (en) | Non-volatile static random access memory | |
| US5852573A (en) | Polyload sram memory cell with low stanby current | |
| US20250006239A1 (en) | Depletion mode ferroelectric transistors | |
| EP0274828A1 (en) | Memory matrix | |
| Saito et al. | A 256 bit nonvolatile static random access memory with MNOS memory transistors | |
| KR19980050498A (ko) | 저전압용 sram 셀 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |