JP2976088B2 - Surface mounting component having side electrode and method of manufacturing the same - Google Patents

Surface mounting component having side electrode and method of manufacturing the same

Info

Publication number
JP2976088B2
JP2976088B2 JP6107957A JP10795794A JP2976088B2 JP 2976088 B2 JP2976088 B2 JP 2976088B2 JP 6107957 A JP6107957 A JP 6107957A JP 10795794 A JP10795794 A JP 10795794A JP 2976088 B2 JP2976088 B2 JP 2976088B2
Authority
JP
Japan
Prior art keywords
substrate
electrode
surface mounting
component
conductive paste
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP6107957A
Other languages
Japanese (ja)
Other versions
JPH07297080A (en
Inventor
清 水島
護 毛利
実 江端
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NITSUKOO KK
Original Assignee
NITSUKOO KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=14472355&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=JP2976088(B2) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by NITSUKOO KK filed Critical NITSUKOO KK
Priority to JP6107957A priority Critical patent/JP2976088B2/en
Publication of JPH07297080A publication Critical patent/JPH07297080A/en
Application granted granted Critical
Publication of JP2976088B2 publication Critical patent/JP2976088B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0097Processing two or more printed circuits simultaneously, e.g. made from a common substrate, or temporarily stacked circuit boards
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/403Edge contacts; Windows or holes in the substrate having plural connections on the walls thereof
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4053Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
    • H05K3/4069Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in organic insulating substrates

Landscapes

  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明は側面電極を有する表面実
装用部品およびその製造方法に関する。さらに詳しく
は、セラミック基板を分割して形成する表面実装用部品
およびその製造方法において、部品側面に多端子側面電
極を形成した表面実装用部品およびその製造方法に関す
る。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a surface mount component having side electrodes and a method of manufacturing the same. More specifically, the present invention relates to a surface mounting component formed by dividing a ceramic substrate and a method of manufacturing the same, and more particularly, to a surface mounting component having a multi-terminal side electrode formed on a side surface of the component and a method of manufacturing the same.

【0002】[0002]

【従来技術】チップ抵抗やチップ・コンデンサに代表さ
れる表面実装用部品(SMD:SurfaceMount Device) は、
電子機器の小型化や高機能化に不可欠であり、その高密
度化・高機能化が一層求められている。かかる要求に伴
ない、最近では、部品側面に電極を有する側面電極付部
品の製造が行なわれている。
2. Description of the Related Art Surface mount devices (SMDs) typified by chip resistors and chip capacitors are:
It is indispensable for miniaturization and high performance of electronic devices, and higher densification and higher functions are further required. In response to such demands, recently, components with side electrodes having electrodes on the component side surface have been manufactured.

【0003】現在、側面電極は、通常、図5に示すよう
に、基板1に設けたスルーホール20を基板と共に縦に
分割し、スルーホール内面22を露出させ、これを電極
として用いている。すなわち、図6の断面図に示すよう
に、セラミック基板においては、基板の両面を電気的に
結合したり基板上に実装される部品と基板との電気的接
続を図るために、スルーホール内面には主として導電ペ
ーストの印刷により導電層24が形成される。従来法
は、これを利用し、スルーホールを分割することにより
内面の導電層24を露出させ、これを電極に転用するも
のである。また、この方法とは別に、基板側面を導電物
質を含有する液に浸漬したり(図7(a) 〜(f) )、また
は基板側面にペースト状の導電物質をブラシやローラを
用いて塗布あるいは転写して電極を形成する方法(同図
(a) 〜(c) 、(g) 〜(h) )も知られている。
At present, as shown in FIG. 5, a side electrode is usually formed by vertically dividing a through hole 20 provided in a substrate 1 together with the substrate, exposing an inner surface 22 of the through hole, and using this as an electrode. That is, as shown in the cross-sectional view of FIG. 6, in the ceramic substrate, in order to electrically connect both surfaces of the substrate or to electrically connect a component mounted on the substrate to the substrate, the inner surface of the through hole is formed. The conductive layer 24 is formed mainly by printing a conductive paste. In the conventional method, the conductive layer 24 on the inner surface is exposed by dividing the through hole by using this, and this is converted to an electrode. Separately from this method, the substrate side surface is immersed in a liquid containing a conductive material (FIGS. 7A to 7F), or a paste-like conductive material is applied to the substrate side surface using a brush or a roller. Alternatively, a method of forming an electrode by transfer (see FIG.
(a) to (c) and (g) to (h)) are also known.

【0004】このうち、スルーホール分割法は、工程的
には比較的簡便であるが、電極ピッチと信頼性の確保が
問題になる。すなわち、スルーホール内面への印刷は、
導体ペーストを孔の一端から他端に吸引することにより
行なわれるが、この際、吸引を強くすれば導体層が不連
続になるなどの問題を生じやすく、吸引を弱くすれば孔
詰まりが起こりやすい。孔開け加工技術においては小径
のスルーホールも形成できるが、孔径が小さい程、上記
の孔詰まりが生じやすくなり、スルーホール内面に導体
ペーストが印刷されにくくなり、製品の信頼性が低下す
る。このため現状では、径は現在、通常で0.4 mmφ程
度が最小であり、ランド28のホール縁からの幅(図6
のt。通常、0.2 mm程度)とランド間隔(図6のs。
通常、最小で0.2 mm程度)を考慮すると、電極ピッチ
(図6のp)は最小でも0.8 mm程度になってしまう。
また、浸漬法では、部品の側面全体に導体が被覆されて
しまうため側面当たり1個の電極しか形成できない。導
電ペースト印刷法は、理論的にはスルーホール分割法や
浸漬法のような制約がなく電極ピッチを極めて小さくす
ることも可能であるが、現実には、微小ピッチを実現し
ようとすると、部品側面の狭い範囲で印刷原版と被印刷
面との位置合わせを高精度に行う必要があり、製造工程
および装置構成が複雑になる。また、セラミック基板の
分割面は凹凸が避けられず印刷ムラなどによる電極間の
絶縁不良が生じる可能性がある。
[0004] Among them, the through-hole division method is relatively simple in process, but has a problem in securing electrode pitch and reliability. In other words, printing on the inside of the through hole
It is performed by sucking the conductor paste from one end of the hole to the other end. At this time, if the suction is increased, the problem that the conductor layer becomes discontinuous is likely to occur, and if the suction is weakened, the hole is easily clogged. . In the drilling technique, a small diameter through hole can be formed. However, as the hole diameter is smaller, the above-mentioned hole clogging is more likely to occur, the conductor paste is less likely to be printed on the inner surface of the through hole, and product reliability is reduced. For this reason, at present, the diameter is usually about 0.4 mmφ at the minimum, and the width from the hole edge of the land 28 (FIG.
T. Usually, about 0.2 mm) and land spacing (s in FIG. 6).
Considering the minimum of about 0.2 mm, the electrode pitch (p in FIG. 6) is at least about 0.8 mm.
In the immersion method, the conductor is coated on the entire side surface of the component, so that only one electrode can be formed per side surface. The conductive paste printing method theoretically has no restrictions such as the through-hole division method and the immersion method, and it is possible to make the electrode pitch extremely small. It is necessary to perform high-accuracy alignment between the printing original plate and the printing surface in a narrow range, which complicates the manufacturing process and the device configuration. In addition, unevenness is unavoidable on the divided surface of the ceramic substrate, and there is a possibility that insulation failure between electrodes due to printing unevenness or the like may occur.

【0005】[0005]

【発明の解決課題】本発明は、表面実装用部品における
従来の上記問題を解決するものであり、高精度かつ微小
ピッチで形成された信頼性の高い複数端子の側面電極を
有する表面実装用部品とその製造方法を提供するもので
ある。
An object of the present invention is to solve the above-mentioned conventional problems in a surface mounting component, and to provide a surface mounting component having a highly reliable and multi-terminal side electrode formed at high precision and at a fine pitch. And a method for manufacturing the same.

【0006】[0006]

【課題の解決手段】本発明は、従来のようなスルーホー
ル内面の導体層を利用する方法に代えて、ビアホールに
導体ペーストを充填して形成されるビアを露出させて電
極に利用する。すなわち、本発明者等は、従来、側面電
極としての利用が考えられていなかったビアをその軸に
沿って分割すれば側面電極として極めて有用に使用でき
ること、特に、基板の分割と同時に正確に位置決めされ
た複数の側面電極が微小ピッチで形成できるため、従来
の課題を悉く解決できることを見出した。
According to the present invention, a via formed by filling a conductive paste into a via hole is exposed and used as an electrode, instead of the conventional method using a conductive layer on the inner surface of a through hole. In other words, the present inventors have found that a via, which was not conventionally considered to be used as a side electrode, can be used very effectively as a side electrode if divided along its axis. Since the plurality of side electrodes thus formed can be formed at a fine pitch, it has been found that all conventional problems can be solved.

【0007】本発明によれば、以下の構成からなる表面
実装用部品とその製造方法が提供される。 (1) 部品側面に設けた凹部に導体ペーストが充填さ
焼き付けられてなる電極を有することを特徴とする表
面実装用部品。 (2) 上記電極が、導体ペーストを充填したビアホー
ルを縦分割し導体を露出させて形成したものである前記
1の表面実装用部品。 (3) 片側の側面に2個以上の電極が形成された多端
子電極を有する前記1または2の表面実装用部品。 (4) 多層基板構造を有する前記1乃至3のいずれか
の表面実装用部品。 (5) セラミック基板に設けたビアホールに導体ペー
ストを充填してビアを形成し、焼成後にビアの軸に沿っ
て上記基板を分割するか、またはビアの軸に沿って上記
基板を分割した後に焼成することにより、部品の側面に
焼成された導体を露出させて電極とすることを特徴とす
る側面電極を有する表面実装用部品の製造方法。 (6) 未焼成セラミック基板のビアホールに導体ペー
ストを充填してビアを形成した後に導体ペーストと基板
の焼成を同時に行なう前記に記載の表面実装用部品の
製造方法。 (7) ビアの形成の前または後に基板を積層し、しか
る後、導体ペーストと基板の焼成を同時に行なう前記6
に記載の多層基板構造を有する表面実装用部品の製造方
法。
According to the present invention, there is provided a surface mounting component having the following configuration and a method of manufacturing the same. (1) The conductive paste is filled in the recess provided on the side of the component.
A component for surface mounting, characterized by having an electrode which is baked. (2) The surface mounting component according to the above item 1, wherein the electrode is formed by vertically dividing a via hole filled with a conductive paste to expose a conductor. (3) The component for surface mounting according to 1 or 2, which has a multi-terminal electrode in which two or more electrodes are formed on one side surface. (4) Any one of the above items 1 to 3 having a multilayer substrate structure
Surface mount parts. (5) A via is formed by filling a via hole provided in a ceramic substrate with a conductive paste, and the substrate is divided along the axis of the via after firing, or the substrate is divided along the axis of the via and then fired. A method of manufacturing a surface mounting component having a side electrode, wherein the fired conductor is exposed on the side surface of the component to form an electrode. (6) The method for manufacturing a surface mounting component according to the above ( 5) , wherein the conductive paste and the substrate are simultaneously fired after the via is formed by filling the via holes of the unfired ceramic substrate with the conductive paste. (7) Before or after forming vias, laminate substrates
After that, the conductor paste and the substrate are baked simultaneously.
Of surface mount components having a multilayer board structure as described in
Law.

【0008】[0008]

【具体的な説明】図1に本発明に係る表面実装用部品の
概略斜視図を示す。図示する本発明の表面実装用部品1
0は、積層セラミック基板を分割してなる部品であり、
その両側に導体ペーストを焼成してなる複数の側面電極
12が形成されている。上記表面実装用部品は、図2に
概略を示す通り、グリーンシート等からなるセラミック
基板の製造用原板1にビアホール8を設け、これに導体
ペースト9を充填(図中(a) の段階)してビアを形成し
た後に、該ビアをその軸方向に沿って縦に割るかたちで
原板の切断を行ない(図中(c) 〜(e) の段階)、焼成す
ることにより、個辺6の側面に電極12を形成して製造
される。
FIG. 1 is a schematic perspective view of a component for surface mounting according to the present invention. Illustrated surface mounting component 1 of the present invention
0 is a part obtained by dividing the multilayer ceramic substrate,
A plurality of side electrodes 12 are formed on both sides by firing the conductive paste. As shown schematically in FIG. 2, the surface mounting component is provided with a via hole 8 in a base plate 1 for manufacturing a ceramic substrate made of a green sheet or the like, and filled with a conductive paste 9 (step (a) in the figure). After the via is formed, the original plate is cut in the form of vertically dividing the via along the axial direction (stages (c) to (e) in the drawing), and firing is performed to obtain the side surface of the individual side 6. The electrode 12 is formed on the substrate.

【0009】セラミック基板製造用の原板は、典型的に
はいわゆるグリーンシートである。グリーンシートはセ
ラミック材料であれば既知のものを使用できる。その材
料としては、例えば、アルミナもしくはドロマイト等の
酸化物または結晶化ガラス、ホウケイ酸ガラス、ホウケ
イ酸鉛ガラスもしくはアルミノケイ酸マグネシウムガラ
ス等のガラスあるいはこれらのガラスにアルミナ、石
英、クリストバライト、ベリリア、ジルコニア、ジルコ
ン、フォルステライト、マグネシア、ステアタイトなど
のフィラーを添加したものをベースとする。以上に挙げ
たような低温焼結基板材料のほか、アルミナやムライト
などの高温焼結基板材料を用いてもよい。なお、以下の
説明では、主としてグリーンシート1枚からなる単層基
板について説明するが、グリーンシートの積層工程が加
わる以外は多層基板についても同様である。
An original plate for manufacturing a ceramic substrate is typically a so-called green sheet. A known green sheet can be used as long as it is a ceramic material. As the material, for example, oxide or crystallized glass such as alumina or dolomite, borosilicate glass, glass such as lead borosilicate glass or magnesium aluminosilicate glass or alumina or quartz to these glasses, cristobalite, beryllia, zirconia, Based on fillers such as zircon, forsterite, magnesia and steatite. In addition to the low-temperature sintered substrate materials described above, high-temperature sintered substrate materials such as alumina and mullite may be used. In the following description, a single-layer substrate composed mainly of one green sheet will be mainly described, but the same applies to a multi-layer substrate except that a green sheet laminating step is added.

【0010】グリーンシートは、通常、最終的に得られ
る部品に対応した複数の領域(図2中、点線の分画線で
区画された領域)を有する。領域の大きさは、目的とす
る部品の大きさによるが、通常は、一辺の長さが 0.5〜
10mm程度である。グリーンシートには電極形成用の
ビアホールを形成する。なお、ここで言うビアホールと
は基板の厚さ方向に穿設された内壁にめっきの施されて
いない孔を言い、貫通孔および非貫通孔を含む。
[0010] The green sheet usually has a plurality of regions (regions divided by dotted dividing lines in FIG. 2) corresponding to the finally obtained parts. The size of the area depends on the size of the target part, but usually the length of one side is 0.5 to
It is about 10 mm. Via holes for forming electrodes are formed in the green sheet. Here, the via hole means a hole which is not plated on the inner wall formed in the thickness direction of the substrate, and includes a through hole and a non-through hole.

【0011】ビアホール径は0.05〜1.0 mmが好まし
い。孔径が0.05mm未満であると縦断面の幅が小さ過ぎ
るために接続端子として使用するのに不便である。また
1.0 mmを超えるとビアホールとして大きくなり過ぎる
ため部品の小型化に対する障害となる。一般には0.1 〜
0.4 mmがより好ましい。ビアホールの横断面形状は限
定されない。ビアホールの形成は、従来の方法を利用す
ることができる。なお、グリーンシートには、必要に応
じ、その他のビアホールやスルーホールが穿設される。
多層基板の場合には、この前後に基板の積層を行なう。
The via hole diameter is preferably 0.05 to 1.0 mm. If the hole diameter is less than 0.05 mm, the width of the longitudinal section is too small, so that it is inconvenient to use as a connection terminal. Also
If it exceeds 1.0 mm, it becomes too large as a via hole, which is an obstacle to miniaturization of components. Generally 0.1 ~
0.4 mm is more preferred. The cross-sectional shape of the via hole is not limited. A conventional method can be used for forming the via hole. Other via holes and through holes are formed in the green sheet as needed.
In the case of a multilayer substrate, the substrates are stacked before and after this.

【0012】本発明では、電極用ビアホールを上記分画
線上に設ける。図2〜4に示すように、ビアホール8
は、その中心が分画線11に載るように設けることが望
ましい。電極用ビアホールの数は、これによって形成さ
れる部品側面電極の必要数によって定められる。図示す
る例では、部品両側端の各側面に2個のビアホールが形
成されている。ビアホールは、図3に示すように、各領
域を囲むように4辺に設けてもよく、また図4に示すよ
うに各辺の電極数を非対称としてもよい。
In the present invention, a via hole for an electrode is provided on the dividing line. As shown in FIGS.
Is desirably provided so that the center thereof rests on the dividing line 11. The number of electrode via holes is determined by the required number of component side electrodes formed thereby. In the illustrated example, two via holes are formed on each side surface of the component on both sides. Via holes may be provided on four sides so as to surround each region as shown in FIG. 3, or the number of electrodes on each side may be asymmetric as shown in FIG.

【0013】グリーンシート上にビアホールを設けた
後、電極用ビアホールに慣用の導電ペーストを充填す
る。ここで使用できる導体ペーストとは、焼成時の収縮
率がグリーンシートに近く、ハンダ付き性の良好なもの
であればよく、Cu系あるいはAg系のペーストが使用
できる。すなわち、上記の金属を主成分とする平均粒径
が2〜10μmの導電粉末に、必要に応じ、ガラス粒子
等の酸化物粒子を添加し結合剤によりペースト状とした
ものが使用できる。好ましくは、焼成時の収縮率が基板
の収縮率と近い10〜20%未満のペーストが用いられ
る。なお、酸化ルテニウムやロジウム粉末を添加した低
収縮率導体ペーストを使用してもよい。かかる低収縮率
導体ペーストの例としては特願平5-167439号および特願
平 6-51306号に記載されている導体ペーストが挙げられ
る。
After the via holes are provided on the green sheet, the electrode via holes are filled with a conventional conductive paste. The conductor paste that can be used here may be any paste that has a shrinkage ratio at the time of firing close to that of the green sheet and has good solderability, and a Cu-based or Ag-based paste can be used. That is, a paste obtained by adding oxide particles such as glass particles as necessary to a conductive powder having an average particle diameter of 2 to 10 μm containing the above-described metal as a main component and using a binder can be used. Preferably, a paste whose shrinkage during firing is close to the shrinkage of the substrate and less than 10 to 20% is used. Note that a low-shrinkage conductor paste to which ruthenium oxide or rhodium powder is added may be used. Examples of such a low-shrinkage conductor paste include conductor pastes described in Japanese Patent Application Nos. 5-167439 and 6-51306.

【0014】導体ペーストに用いられる結合剤は既知の
ものが使用できる。結合剤の例としては、エチルセルロ
ース、アクリル樹脂等が挙げられる。結合剤の使用量
は、上記粉末を均一に分散保持し、ペースト状態を維持
し得る程度の量であればよく、具体的には、混合粉末1
00重量部に対し、2〜10重量部程度の割合で使用さ
れる。結合剤は、アセテートやテルピネオール等の溶剤
と共に用いられる。溶剤100重量部に対して10〜3
0重量部程度の結合剤が好ましい。上記範囲を外れると
流動性が過少または過剰になるため、ビアホールへの充
填が困難になる。なお、導体ペーストに適度の流動性を
付与する等の目的で、脂肪酸エステル等の他の添加剤を
既知の導体ペーストにおけると同様に使用することがで
きる。ビアへの充填方法は特に限定されないが、例え
ば、ビアホールの一端を空気透過性のシートで覆った上
で吸引して他端から導体ペーストを注入して充填する方
法、あるいは導体ペーストを孔に圧入して充填する方法
のいずれも用いることができる。
Known binders can be used for the conductor paste. Examples of the binder include ethyl cellulose, acrylic resin and the like. The amount of the binder used may be an amount capable of uniformly dispersing and holding the powder and maintaining a paste state.
It is used in a ratio of about 2 to 10 parts by weight with respect to 00 parts by weight. The binder is used together with a solvent such as acetate or terpineol. 10 to 3 with respect to 100 parts by weight of the solvent
About 0 parts by weight of binder is preferred. If the ratio is outside the above range, the fluidity becomes too low or too high, so that it is difficult to fill the via holes. In addition, for the purpose of imparting appropriate fluidity to the conductor paste, other additives such as fatty acid esters can be used in the same manner as in known conductor pastes. The method of filling the via is not particularly limited, but, for example, a method of covering one end of the via hole with an air-permeable sheet, suctioning and injecting the conductive paste from the other end to fill, or press-fitting the conductive paste into the hole. Any of the above methods can be used.

【0015】導電ペーストをビアホールに充填した後、
既知の方法に従い、回路を印刷する(図2(b) )。本発
明の一態様では、回路形成後、焼成前に上記分画線11
に沿ってグリーンシートを分割し、最終的に得られる部
品に対応した複数の小片とする。分割は、まず金型打ち
抜き等により分割溝3を形成する(図2(c) )。溝の深
さは原板厚さの10〜60%程度(0.5 〜1.0 mm厚程
度)、幅0.1〜0.3mm程度である。次いで、分割
溝に沿って小片を分割し、焼成(図2(e) )を行なう。
焼成後に分割を行ってもよいが、分割による個辺側面の
乱れを避ける等の理由から分割後の焼成が適当である。
After filling the via hole with the conductive paste,
The circuit is printed according to a known method (FIG. 2 (b)). In one embodiment of the present invention, after forming the circuit and before firing,
Is divided into a plurality of small pieces corresponding to the finally obtained parts. In the division, first, a division groove 3 is formed by punching a die or the like (FIG. 2C). The depth of the groove is about 10 to 60% of the thickness of the original sheet (about 0.5 to 1.0 mm thick), and the width is about 0.1 to 0.3 mm. Next, the small pieces are divided along the dividing grooves and fired (FIG. 2 (e)).
The division may be performed after the firing, but the firing after the division is appropriate for the purpose of avoiding disturbance of the side surface of the individual side due to the division.

【0016】焼成は、従来と同様に行えばよい。すなわ
ち、上記のような低温焼結基板材料を用いた場合には、
乾燥後、800〜1050℃で、導体ペーストがCu系の場
合には不活性雰囲気、Agその他の酸化を受けにくい材
料の場合には大気中で30分〜3時間程度加熱して行な
う。
The firing may be performed in the same manner as in the prior art. That is, when using the low-temperature sintered substrate material as described above,
After drying, heating is performed at 800 to 1050 ° C. for about 30 minutes to 3 hours in an inert atmosphere when the conductive paste is Cu-based, or in the air for Ag or another material that is not easily oxidized.

【0017】[0017]

【実施例】 実施例1〜4 50%アルミナ−50%ガラスからなるグリーンシート
(厚さ0.14mm、縦129mm、横129mm)を用
い、それぞれのシートの所定位置にビアホールを設け、
各ビアホールには重量比でAg90%、Pd10%から
なる導電ペーストを充填した。内層となるグリーンシー
トに回路を印刷した後、ビア位置が一致するように、上
記シートを10層積層し、図2に示すように、分画線に
沿ってビアの軸方向に積層シートを切断し個片に分割し
た。各個片の辺の焼成後の長さは3.2 mmである。分割
後、大気中880℃で60分間焼成を行ない表面実装用
部品を製造した。0.1 mm(実施例1)、0.2 mm(実
施例2)、0.3 mm(実施例3)および0.8 mm(実施
例4)のビア径で製造を試み、上記の手順にしたがい分
割・焼成した後の側面電極用の導体部の形状を顕微鏡観
察したところ、いずれも、ビア内導体のクラックやボイ
ドは観察されなかった。また、電極ビアピッチは最小で
0.3 mmが実現できた。
EXAMPLES Examples 1 to 4 Using green sheets (thickness 0.14 mm, length 129 mm, width 129 mm) made of 50% alumina-50% glass, a via hole was provided at a predetermined position on each sheet.
Each via hole was filled with a conductive paste composed of Ag 90% and Pd 10% by weight. After printing the circuit on the green sheet to be the inner layer, 10 sheets of the above sheets are laminated so that the via positions coincide, and the laminated sheet is cut in the axial direction of the vias along the dividing lines as shown in FIG. And divided into individual pieces. The length of each piece after firing is 3.2 mm. After the division, baking was performed at 880 ° C. for 60 minutes in the atmosphere to produce a surface mounting component. Production was attempted with via diameters of 0.1 mm (Example 1), 0.2 mm (Example 2), 0.3 mm (Example 3) and 0.8 mm (Example 4), and after dividing and firing according to the above procedure. Microscopic observation of the shape of the conductor for the side electrode revealed no cracks or voids in the conductor in the via. The electrode via pitch is minimum
0.3 mm was realized.

【0018】比較例1 ビアホールに代えて、直径0.2 mmのスルーホールを用
い、各スルーホールの内面に重量比でAg90%、Pd
10%からなる導電ペーストを吸引印刷し、実施例1と
同様に焼成・分割して側面電極を有する表面実装用部品
の製造を試みた。実施例1と同様に側面電極用の導体部
を観察したところ、約60%のスルーホールで導体の孔
詰まりが生じており、スルーホールによる導通が不完全
のため実質的に分割後の個辺が使用に耐えるものは10
%にすぎなかった。
Comparative Example 1 A through hole having a diameter of 0.2 mm was used in place of the via hole, and the inner surface of each through hole had a weight ratio of 90% Ag and Pd.
A conductive paste composed of 10% was suction-printed, baked and divided in the same manner as in Example 1, and an attempt was made to manufacture a surface mounting component having side electrodes. When the conductor for the side electrode was observed in the same manner as in Example 1, clogging of the conductor was found in about 60% of the through-holes, and the conduction due to the through-holes was incomplete, so that the individual sides after division were substantially separated. 10 that can withstand use
It was only%.

【0019】[0019]

【発明の効果】本発明の表面実装用部品は、複数の側面
電極を有するので、これを多端子電極とした高密度実装
が可能である。また、この側面電極がビアホール位置に
形成されるために、電極形成のために特別な装置を用い
ることなく、正確な位置に複数の側面電極を容易に形成
することができる。しかも、部品側面の形状がほぼ平坦
であるため、端子受入れ部との接触も安定する。従っ
て、電気的特性が安定しており信頼性の高い部品を製造
することができる。また、電極の導体量が多いため、電
極部の抵抗が過大となることもなく、ビアホール径を小
さくして微細な電極パターニングを達成することができ
る。製造上の観点からも、本発明の方法では基板の分割
または切り出しと電極の形成が同時に行なえるので、セ
ラミック原板を分割して部品を製造する方法において特
に有用である。また、多層基板においては、ビアホール
が内層の回路を貫いているため、内層回路と電極との接
続が確実に実現される。さらに、ビアホールへの充填
は、従来のスルーホール内面印刷と異なり、導体ペース
ト注入時に特別な制御をしなくても容易に遂行できるた
め、製造上も簡便で有利である。
Since the surface mounting component of the present invention has a plurality of side electrodes, high-density mounting using these as a multi-terminal electrode is possible. Further, since the side electrodes are formed at the positions of the via holes, a plurality of side electrodes can be easily formed at accurate positions without using a special device for forming the electrodes. In addition, since the side surface of the component is substantially flat, the contact with the terminal receiving portion is stabilized. Accordingly, a highly reliable component having stable electric characteristics can be manufactured. Further, since the amount of conductor of the electrode is large, the resistance of the electrode portion does not become excessive, and the diameter of the via hole can be reduced to achieve fine electrode patterning. From the viewpoint of manufacturing, the method of the present invention can divide or cut out the substrate and form the electrodes at the same time, which is particularly useful in a method of manufacturing a component by dividing the ceramic base plate. Further, in the multi-layer substrate, since the via hole penetrates the circuit in the inner layer, the connection between the inner layer circuit and the electrode is reliably realized. Further, the filling of the via hole can be easily performed without special control at the time of injecting the conductive paste, unlike the conventional inner surface printing of the through hole, so that the manufacturing is simple and advantageous.

【図面の簡単な説明】[Brief description of the drawings]

【図1】 本発明に係る表面実装用部品の概略斜視図FIG. 1 is a schematic perspective view of a surface mounting component according to the present invention.

【図2】 本発明の製造方法の一態様を示す工程図。FIG. 2 is a process chart showing one embodiment of the production method of the present invention.

【図3】 本発明によるビアホール形成位置と部品形成
領域の分画線との関係を示した部分平面図。
FIG. 3 is a partial plan view showing a relationship between a via hole forming position and a dividing line of a component forming region according to the present invention.

【図4】 本発明による図3とは異なるビアホール形成
位置と部品形成領域の分画線との関係を示した部分平面
図。
FIG. 4 is a partial plan view showing a relationship between a via hole forming position different from that of FIG. 3 according to the present invention and a dividing line of a component forming region.

【図5】 従来の表面実装用部品の製造方法を示す工程
図。
FIG. 5 is a process chart showing a conventional method for manufacturing a surface mounting component.

【図6】 内面がめっきされた従来のスルーホールの断
面図。
FIG. 6 is a cross-sectional view of a conventional through hole in which an inner surface is plated.

【図7】 従来の表面実装用部品の製造方法を示す工程
図。
FIG. 7 is a process chart showing a conventional method for manufacturing a surface mounting component.

【符号の説明】[Explanation of symbols]

1…セラミック基板製造用原板(グリーンシート) 2…回路 3…分割溝 4…一次分割された基板 5…導電性物質 6…二次分割された基板 7…側面電極(従来法) 8…電極形成用ビアホール 9…導電性ペースト 10…表面実装用部品(本発明) 11…分画線 12…側面電極(本発明) 20…スルーホール 22…スルーホール内面 24…スルーホール内面導体被着層 26…スルーホールのコーナー部 28…ランド DESCRIPTION OF SYMBOLS 1 ... Original plate for ceramic substrate production (green sheet) 2 ... Circuit 3 ... Division groove 4 ... Primarily divided substrate 5 ... Conductive substance 6 ... Subdivided substrate 7 ... Side electrode (conventional method) 8 ... Electrode formation Via hole 9 ... Conductive paste 10 ... Parts for surface mounting (the present invention) 11 ... Parting line 12 ... Side electrode (the present invention) 20 ... Through hole 22 ... Through hole inner surface 24 ... Through hole inner surface conductor coating layer 26 ... Corner of through hole 28 ... Land

───────────────────────────────────────────────────── フロントページの続き (58)調査した分野(Int.Cl.6,DB名) H01G 4/252 H05K 1/11 H05K 3/40 ──────────────────────────────────────────────────続 き Continued on front page (58) Field surveyed (Int.Cl. 6 , DB name) H01G 4/252 H05K 1/11 H05K 3/40

Claims (7)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 部品側面に設けた凹部に導体ペーストが
充填され焼き付けられてなる電極を有することを特徴と
する表面実装用部品。
1. A conductive paste is applied to a concave portion provided on a side surface of a component.
A component for surface mounting, comprising an electrode filled and baked.
【請求項2】 上記電極が、導体ペーストを充填したビ
アホールを縦分割し導体を露出させて形成したものであ
る請求項1の表面実装用部品。
2. The surface mounting component according to claim 1, wherein the electrode is formed by vertically dividing a via hole filled with a conductive paste to expose a conductor.
【請求項3】 片側の側面に2個以上の電極が形成され
た多端子電極を有する請求項1または2の表面実装用部
品。
3. The surface mounting component according to claim 1, further comprising a multi-terminal electrode having two or more electrodes formed on one side surface.
【請求項4】 多層基板構造を有する請求項1乃至3の
いずれかの表面実装用部品。
4. The method according to claim 1, which has a multilayer substrate structure.
Any surface mount components.
【請求項5】 セラミック基板に設けたビアホールに導
体ペーストを充填してビアを形成し、焼成後にビアの軸
に沿って上記基板を分割するか、またはビアの軸に沿っ
て上記基板を分割した後に焼成することにより、部品の
側面に焼成された導体を露出させて電極とすることを特
徴とする側面電極を有する表面実装用部品の製造方法。
5. A via is formed by filling a via hole provided in a ceramic substrate with a conductive paste, and after firing, the substrate is divided along the axis of the via, or the substrate is divided along the axis of the via. A method of manufacturing a surface mounting component having a side electrode, wherein the fired conductor is exposed later to expose the fired conductor on the side surface of the component to form an electrode.
【請求項6】 未焼成セラミック基板のビアホールに導
体ペーストを充填してビアを形成した後に導体ペースト
と基板の焼成を同時に行なう請求項に記載の表面実装
用部品の製造方法。
6. The method according to claim 5 , wherein the conductive paste and the substrate are simultaneously fired after filling the via holes of the unfired ceramic substrate with the conductive paste to form vias.
【請求項7】 ビアの形成の前または後に基板を積層
し、しかる後、導体ペーストと基板の焼成を同時に行な
う請求項6に記載の多層基板構造を有する表面実装用部
品の製造方法。
7. Laminating a substrate before or after forming a via
Then, the conductor paste and the substrate are fired simultaneously.
A surface mounting part having a multilayer substrate structure according to claim 6.
Product manufacturing method.
JP6107957A 1994-04-22 1994-04-22 Surface mounting component having side electrode and method of manufacturing the same Expired - Lifetime JP2976088B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6107957A JP2976088B2 (en) 1994-04-22 1994-04-22 Surface mounting component having side electrode and method of manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6107957A JP2976088B2 (en) 1994-04-22 1994-04-22 Surface mounting component having side electrode and method of manufacturing the same

Publications (2)

Publication Number Publication Date
JPH07297080A JPH07297080A (en) 1995-11-10
JP2976088B2 true JP2976088B2 (en) 1999-11-10

Family

ID=14472355

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6107957A Expired - Lifetime JP2976088B2 (en) 1994-04-22 1994-04-22 Surface mounting component having side electrode and method of manufacturing the same

Country Status (1)

Country Link
JP (1) JP2976088B2 (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04305208A (en) * 1991-04-03 1992-10-28 Asahi Chem Ind Co Ltd Liquid filtration method

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04305208A (en) * 1991-04-03 1992-10-28 Asahi Chem Ind Co Ltd Liquid filtration method

Also Published As

Publication number Publication date
JPH07297080A (en) 1995-11-10

Similar Documents

Publication Publication Date Title
JP2000348964A (en) Laminated ceramic electronic component
JP2003100548A (en) Laminated chip electronic component and its manufacturing method
JP2976088B2 (en) Surface mounting component having side electrode and method of manufacturing the same
JP2000277916A (en) Substrate and split substrate
JPH08125339A (en) Manufacture of multilayer circuit board
JPH10107437A (en) Manufacturing method of circuit board
JP2005311156A (en) Ceramic multi-layer substrate housing capacitor
JP4493140B2 (en) Multilayer circuit board
JPH09298368A (en) Ceramic wiring board
JP2001189550A (en) Circuit board
JP3495203B2 (en) Circuit board manufacturing method
JPH08298362A (en) Circuit board for surface mount
JP2010232257A (en) Multilayer wiring board
JP2002141646A (en) Circuit board
JPS6089995A (en) Composite laminated ceramic part
JPS6047496A (en) Ceramic board
JP2002231860A (en) Electronic part device
JP4462695B2 (en) Manufacturing method of ceramic circuit board
JP3638466B2 (en) High frequency electronic components
JPS644356B2 (en)
JP2003046241A (en) Circuit board
JPS6025290A (en) Method of producing hybrid integrated circuit board
JP4593817B2 (en) Low temperature fired ceramic circuit board
JPH022318B2 (en)
JPH088505A (en) Low temperature fired ceramic circuit board and manufacture thereof