JP2646710B2 - SOP type SMD double-sided printed board - Google Patents
SOP type SMD double-sided printed boardInfo
- Publication number
- JP2646710B2 JP2646710B2 JP63276760A JP27676088A JP2646710B2 JP 2646710 B2 JP2646710 B2 JP 2646710B2 JP 63276760 A JP63276760 A JP 63276760A JP 27676088 A JP27676088 A JP 27676088A JP 2646710 B2 JP2646710 B2 JP 2646710B2
- Authority
- JP
- Japan
- Prior art keywords
- sop type
- type smd
- printed board
- terminal
- double
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
Landscapes
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
- Supply And Installment Of Electrical Components (AREA)
Description
【発明の詳細な説明】 〔概 要〕 SOP型SMDを両面実装するプリント板に関し、 信号配線密度を向上させ、スルーホール位置の自由度
を増させるSOP型SMDの両面実装プリント板の提供を目的
とし、 プリント板の表裏両面にSOP型SMDを実装するのに、SO
P型SMDのフットプリントが表裏面で重なる位置に設けら
れ、スルーホールがフットプリントの列の近くの両脇の
対応所定位置に設けられ、且つ、電源供給端子を含む端
子列が表裏面で重なる向きにSOP型SMDを実装させるよう
に構成する。DETAILED DESCRIPTION OF THE INVENTION [Summary] The present invention relates to a printed circuit board on which both sides of an SOP type SMD are mounted, and aims to provide a double sided mounted board of an SOP type SMD which improves a signal wiring density and increases a degree of freedom of a through hole position. In order to mount SOP type SMD on both sides of the printed board, SO
P-type SMD footprints are provided at overlapping positions on the front and back, through holes are provided at corresponding predetermined positions on both sides near the row of footprints, and terminal rows including power supply terminals overlap on the front and back. It is configured to mount SOP type SMD in the direction.
本発明は、SOP型SMDを両面実装するプリント板に関す
る。The present invention relates to a printed board on which both sides of an SOP type SMD are mounted.
電子機器に使用する電子部品は、半導体部品を始め他
の部品も小形化、高機能化が促進されており、プリント
板への実装も、従来の端子リードを挿入して行う挿入型
部品から、リードを無くし外形部分面を端子面として構
成した表面実装型部品(以下SMDと称す)が主流になり
つつある。For electronic components used in electronic devices, semiconductor components and other components are also becoming smaller and more sophisticated, and mounting on printed circuit boards has been replaced by insertion-type components that use conventional terminal leads. Surface-mount components (hereinafter referred to as SMDs), in which leads are eliminated and the outer surface is configured as a terminal surface, are becoming mainstream.
回路を構成するプリント板は、スルーホールで層間接
続を行う多層配線と、配線の細線化を行い、高密度実装
に対応する一方、SMDの出現で表裏両面に部品を実装す
る両面実装方式が実用されるようになって来た。The printed circuit board that constitutes the circuit is a multilayer wiring that connects layers between layers with through holes and thinning of the wiring to support high-density mounting, while the appearance of SMD adopts a double-sided mounting method that mounts components on both front and back sides It has come to be.
第2図に従来の一例の両面実装の実装図を示す。 FIG. 2 shows a mounting diagram of a conventional double-sided mounting.
従来の一例として、5端子づつ2列に端子配設した同
形のSOP型SMD2で、電源供給端子5と接地端子7が同一
な対角位置に在る4個が、表裏面に各2個づつ接近して
実装してある状態について説明すれば、第2図に示す如
くとなる。As an example of the related art, four SOP type SMDs 2 of the same shape, in which terminals are arranged in two rows of five terminals, each having the power supply terminal 5 and the ground terminal 7 at the same diagonal position, two on each of the front and back surfaces The state in which the components are closely mounted will be described as shown in FIG.
同図では、表面側の状態を実線で示し、表面側から透
視した裏面側の状態を点線で示している。In the figure, the state on the front side is indicated by a solid line, and the state on the back side seen through from the front side is indicated by a dotted line.
即ち、SOP型SMD2の接続用のフットプリント3の位置
に、スルーホール4を設けることは難しく、従って、ス
ルーホール4はフットプリント3を外れた位置に設けな
ければならない。That is, it is difficult to provide the through hole 4 at the position of the footprint 3 for connection of the SOP type SMD 2, and therefore, the through hole 4 must be provided at a position off the footprint 3.
又、多層の配線を行ったプリント板15は、表面側と裏
面側の配線間の遮蔽を行ったり、又、表面及び裏面には
部品の接続部及びスルーホールを制約なく配置させるた
めにも、電源供給配線や接地配線は中間層に設けてお
り、SOP型SMD2への接続は、各電源供給端子5及び接地
端子7の近傍に夫々スルーホール4を設けて、中間層と
接続している。In addition, the printed board 15 with the multilayer wiring, to shield between the wiring on the front side and the back side, and to arrange the connection parts and through holes of the components on the front and back without any restrictions, The power supply wiring and the ground wiring are provided in the intermediate layer. For connection to the SOP type SMD 2, through holes 4 are provided near the power supply terminals 5 and the ground terminal 7, respectively, and connected to the intermediate layer.
更に、その他の回路の接続にもスルーホール4は必要
箇所に設けて、配線層間の接続に使用している。Further, through-holes 4 are provided at necessary places for connection of other circuits, and are used for connection between wiring layers.
しかしながら、 一般のスルーホール4は、表面実装のSMD2のフット
プリント3、及び裏面実装のSMD2のフットプリント3の
両方、或いは片方を避けた位置に設けなければならず、
制約を受ける。However, the general through hole 4 must be provided at a position avoiding both or one of the surface mount SMD2 footprint 3 and the rear surface mount SMD2 footprint 3.
Be restricted.
電源供給接続及び接地接続のために、SMD2毎にスル
ーホール4を最小2個宛必要となる。For power supply connection and ground connection, at least two through holes 4 are required for each SMD 2.
又は、フットプリント3から無作為に引出し線を設
けて、スルーホール4の共通使用を図ることは、SMD2間
の信号回路に影響を与え、 且つ、信号回路配線の高密度化を阻害する恐れがあ
る。Alternatively, providing a lead line at random from the footprint 3 and commonly using the through hole 4 may affect the signal circuit between the SMDs 2 and may hinder the high density of the signal circuit wiring. is there.
等の問題点がある。And so on.
本発明は、かかる問題点に鑑みて、信号配線密度を向
上させ、スルーホール位置の自由度を増させるSOP型SMD
の両面実装の提供を目的としたものである。The present invention has been made in view of the above problems, and has been made in view of the above problems.
The purpose is to provide double-sided mounting.
上記問題点は、第1図に示す如く、 プリント板1の表裏両面にSOP型SMD2を実装するの
に、SOP型SMD2のフットプリント3が表裏面で重なる位
置に設けられ、スルーホール4が前記フットプリント3
の列の近くの両脇の対応所定位置に設けられ、且つ、電
源供給端子5を含む端子列6が表裏面で重なる向きにSO
P型SMD2を実装させる、本発明のSOP型SMDの両面実装プ
リント板により解決される。As shown in FIG. 1, when mounting the SOP type SMD 2 on both the front and back surfaces of the printed board 1, as shown in FIG. Footprint 3
The terminal rows 6 including the power supply terminals 5 are provided at corresponding predetermined positions on both sides near the row of
The problem is solved by the double-sided mounting board of the SOP type SMD of the present invention in which the P type SMD 2 is mounted.
即ち、SMDのフットプリント位置を表裏面で重ねるの
で、スルーホールの自由度は増し、且つ、電源供給端子
が同端子列となりスルーホールの共用が可能となるの
で、目的が適えられる。That is, since the footprint positions of the SMDs are overlapped on the front and back surfaces, the degree of freedom of the through-holes is increased, and the power supply terminals are arranged in the same terminal row, so that the through-holes can be shared.
同形で、電源供給端子5及び接地端子7が対角位置に
在るSOP型SMD2は、表面実装及び裏面実装でのフットプ
リント3の位置が重なるので、前述の従来例の如く、重
ならない位置に在る場合に比べ、フットプリント3を避
けて設けなければならないスルーホール4を設けられる
面積は増え、配置自由度が増える。In the SOP type SMD 2 having the same shape and having the power supply terminal 5 and the ground terminal 7 at diagonal positions, the positions of the footprints 3 in the front surface mounting and the rear surface mounting are overlapped. In comparison with the case where there is, the area in which the through hole 4 which must be provided avoiding the footprint 3 increases, and the degree of freedom in arrangement increases.
更に、電源供給端子5の端子列6を、表面側と裏面側
とで重なる向きに各SOP型SMD2を実装させるので、列端
部の電源供給端子5及び接地端子7から、中間層に設け
た電源配線及び接地配線と接続する夫々のスルーホール
4は、一列に配設したSOP型SMD2の隣接する表裏面同士
に最短配線で共通に使用することが出来る。Further, since the SOP type SMDs 2 are mounted so that the terminal rows 6 of the power supply terminals 5 are overlapped on the front side and the back side, the power supply terminals 5 and the ground terminals 7 at the end of the row are provided on the intermediate layer. Each of the through holes 4 connected to the power supply wiring and the ground wiring can be shared by the shortest wiring between the front and back surfaces adjacent to the SOP type SMD 2 arranged in a line.
共用によるスルーホール4の個数削減により、信号配
線密度の向上が図れる。The reduction in the number of through holes 4 due to common use can improve the signal wiring density.
かくして、信号配線密度を向上させ、スルーホール位
置の自由度を増させるSOP型SMDの両面実装の提供が可能
となる。Thus, it is possible to provide a double-sided mounting of the SOP type SMD which improves the signal wiring density and increases the degree of freedom in the position of the through hole.
以下図面に示す実施例によって本発明の要旨を具体的
に説明する。全図を通し同一符号は同一対象物を示し、
第1図に本発明の一実施例を示す。Hereinafter, the gist of the present invention will be specifically described with reference to the embodiments shown in the drawings. Throughout the drawings, the same reference numerals indicate the same object,
FIG. 1 shows an embodiment of the present invention.
一列に隣接配置した2個づつのSOP型SMD2を両面に実
装させた場合を一実施例として第1図にて説明する。An example in which two SOP type SMDs 2 arranged adjacent to each other in one row are mounted on both sides will be described with reference to FIG. 1 as an embodiment.
第1図は、表面側の状態を実線で示し、表面側から透
視した裏面側の状態を点線で示しているが、同一寸法の
重なりは実線を内、点線を外とした二重書きとしてあ
る。In FIG. 1, the state on the front side is shown by a solid line, and the state on the back side seen through from the front side is shown by a dotted line. Overlaps of the same dimensions are indicated by double writing with the solid line inside and the dotted line outside. .
5端子づつ二列に配置したSOP型SMD2の各端子位置に
フットプリント3が設けられ、表裏面で重なる位置とし
てあり、且つ、電源供給端子5を含む端子列6も、表裏
面で重なっている。A footprint 3 is provided at each terminal position of the SOP type SMD 2 arranged in two rows of five terminals, and is a position overlapping on the front and back, and a terminal row 6 including the power supply terminal 5 also overlaps on the front and back. .
このフットプリント3の個々に対応して、スルーホー
ル4を設ける場合の位置が決めてあり、端子列6及び他
の端子列61のフットプリント3の列の近くの両脇の対応
所定位置、本実施例では図で上下位置、及び端部は左右
位置に設けるものとし、表面側では下位置を使用し、裏
面側は上位置のを使用する。The position when the through hole 4 is provided is determined corresponding to each of the footprints 3, and the corresponding predetermined positions on both sides near the row of the footprint 3 of the terminal row 6 and the other terminal row 61, In the embodiment, the upper and lower positions and the end portions are provided at the left and right positions in the figure, the lower position is used on the front side, and the upper position is used on the back side.
スルーホール4は、貫通するリード線或いは半田付け
を行う従来使用の大形のものではなく、Viaホールの手
法による半田付けを必要としない、直径0.3ミリ位の細
孔への鍍金処理により層間接続を行わせた小形なスルー
ホール4を用いれば、端子間隔が狭いSOP型SMD2にも十
分適用させることが出来る。The through-hole 4 is not a lead wire that penetrates or is a conventional large-sized one that performs soldering, and does not require soldering by the method of Via hole. The use of the small through-hole 4 having been performed in the above manner can sufficiently be applied to the SOP type SMD 2 having a narrow terminal interval.
以上の如く、本発明により、表裏面でフットプリント
を重ねた位置とするので、スルーホールの作成領域が大
幅に増加し、自由度が増え、信号配線も接続不可がその
分無くなり、配線率が向上し、実装の向きを表裏面で揃
えることにより、中間層の電源配線や接地配線との接続
用のスルーホールが隣接表裏面で共用出来るため、端部
の電源供給端子5と接地端子7とに対応したスルーホー
ルの数を減らすことが出来、その分信号配線の作成領域
が増え、信号配線密度を向上させることが可能となり、
その効果は大なるものがある。As described above, according to the present invention, since the footprints are overlapped on the front and back surfaces, the area for forming through holes is greatly increased, the degree of freedom is increased, the signal wiring cannot be connected, and the wiring rate is reduced. By improving the mounting direction on the front and back surfaces, the through holes for connection to the power supply wiring and the ground wiring on the intermediate layer can be shared on the adjacent front and back surfaces. Can reduce the number of through-holes corresponding to, the area for creating signal wiring increases by that amount, it is possible to improve the signal wiring density,
The effect is great.
第1図は本発明の一実施例、 第2図は従来の一例の両面実装の実装図である。 図において、 1,15はプリント基板、2はSOP型SMD、 3はフットプリント、4はスルーホール、 5は電源供給端子、6,61は端子列、 7は接地端子である。 FIG. 1 is an embodiment of the present invention, and FIG. 2 is a mounting diagram of a conventional example of double-sided mounting. In the figure, 1, 15 is a printed circuit board, 2 is an SOP type SMD, 3 is a footprint, 4 is a through hole, 5 is a power supply terminal, 6 and 61 are terminal rows, and 7 is a ground terminal.
Claims (1)
(2)を実装するのに、該SOP型SMD(2)のフットプリ
ント(3)が表裏面で重なる位置に設けられ、スルーホ
ール(4)が該フットプリント(3)の列の近くの両脇
の対応所定位置に設けられ、且つ、電源供給端子(5)
を含む端子列(6)が表裏面で重なる向きに該SOP型SMD
(2)を実装させる、ことを特徴とするSOP型SMDの両面
実装プリント板。1. SOP type SMD on both sides of printed board (1)
For mounting (2), the footprint (3) of the SOP type SMD (2) is provided at a position overlapping on the front and back surfaces, and the through holes (4) are provided on both sides near the row of the footprint (3). A power supply terminal (5) provided at a predetermined position corresponding to the side.
SOP type SMD so that the terminal row (6) including
(2) A double-sided mounted SOP type SMD printed board characterized by mounting.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63276760A JP2646710B2 (en) | 1988-11-01 | 1988-11-01 | SOP type SMD double-sided printed board |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63276760A JP2646710B2 (en) | 1988-11-01 | 1988-11-01 | SOP type SMD double-sided printed board |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH02122694A JPH02122694A (en) | 1990-05-10 |
JP2646710B2 true JP2646710B2 (en) | 1997-08-27 |
Family
ID=17573969
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP63276760A Expired - Lifetime JP2646710B2 (en) | 1988-11-01 | 1988-11-01 | SOP type SMD double-sided printed board |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2646710B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009044029A (en) * | 2007-08-10 | 2009-02-26 | Denso Corp | Circuit device mounted with a plurality of microcomputers |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109803494B (en) * | 2017-11-17 | 2020-07-17 | 健鼎(无锡)电子有限公司 | Circuit board and method for manufacturing the same |
-
1988
- 1988-11-01 JP JP63276760A patent/JP2646710B2/en not_active Expired - Lifetime
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009044029A (en) * | 2007-08-10 | 2009-02-26 | Denso Corp | Circuit device mounted with a plurality of microcomputers |
Also Published As
Publication number | Publication date |
---|---|
JPH02122694A (en) | 1990-05-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2646710B2 (en) | SOP type SMD double-sided printed board | |
JPH0677644A (en) | Formation of terminal part for electronic component having three-dimensional structure | |
JP2001144205A (en) | Multi-terminal device and printed wiring board | |
JPH0227836B2 (en) | ||
JP2664485B2 (en) | Ceramic multilayer wiring board | |
JPH05160540A (en) | Circuit board unit | |
JPH06310827A (en) | Surface mounting component arrangement structure | |
JPH11163489A (en) | Mounting structure of electronic component | |
JPH08162767A (en) | Mounting structure for ball grid array | |
JP2000195586A (en) | Circuit board for card connector | |
JPH0228990A (en) | Mounting system of semiconductor device | |
JPS59180470U (en) | Printed circuit board connection structure | |
JPH0555719A (en) | Circuit board | |
JPH03225890A (en) | Printed wiring board | |
JPH01278089A (en) | Electronic circuit device | |
JPH06314885A (en) | Multilayer printed wiring board module | |
JP2614034B2 (en) | Printed wiring board | |
JPS6369258A (en) | Multilayer interconnection substrate | |
JPS582091A (en) | Printed circuit board | |
JPH04105390A (en) | Substrate mechanism | |
JPH0143877Y2 (en) | ||
JPH0250464A (en) | Lattice array type semiconductor element package | |
JPH0710969U (en) | Printed board | |
JPH05291494A (en) | Integrated circuit device | |
JPH098462A (en) | Multilayer printed-wiring board module |