JP2601586B2 - 配置要素の配置配線方法 - Google Patents

配置要素の配置配線方法

Info

Publication number
JP2601586B2
JP2601586B2 JP3266105A JP26610591A JP2601586B2 JP 2601586 B2 JP2601586 B2 JP 2601586B2 JP 3266105 A JP3266105 A JP 3266105A JP 26610591 A JP26610591 A JP 26610591A JP 2601586 B2 JP2601586 B2 JP 2601586B2
Authority
JP
Japan
Prior art keywords
arrangement
placement
area
wiring
unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP3266105A
Other languages
English (en)
Japanese (ja)
Other versions
JPH05108759A (ja
Inventor
竜介 益岡
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP3266105A priority Critical patent/JP2601586B2/ja
Priority to DE69232026T priority patent/DE69232026T2/de
Priority to EP92309416A priority patent/EP0538035B1/en
Priority to US07/961,546 priority patent/US5475608A/en
Priority to KR1019920018978A priority patent/KR970008535B1/ko
Publication of JPH05108759A publication Critical patent/JPH05108759A/ja
Application granted granted Critical
Publication of JP2601586B2 publication Critical patent/JP2601586B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/392—Floor-planning or layout, e.g. partitioning or placement

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Architecture (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
JP3266105A 1991-10-15 1991-10-15 配置要素の配置配線方法 Expired - Fee Related JP2601586B2 (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP3266105A JP2601586B2 (ja) 1991-10-15 1991-10-15 配置要素の配置配線方法
DE69232026T DE69232026T2 (de) 1991-10-15 1992-10-15 Entwurfssystem zur Platzierung von Elementen
EP92309416A EP0538035B1 (en) 1991-10-15 1992-10-15 A system for designing a placement of a placement element
US07/961,546 US5475608A (en) 1991-10-15 1992-10-15 System for designing a placement of a placement element
KR1019920018978A KR970008535B1 (ko) 1991-10-15 1992-10-15 배치요소 배치설계 시스템

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3266105A JP2601586B2 (ja) 1991-10-15 1991-10-15 配置要素の配置配線方法

Publications (2)

Publication Number Publication Date
JPH05108759A JPH05108759A (ja) 1993-04-30
JP2601586B2 true JP2601586B2 (ja) 1997-04-16

Family

ID=17426387

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3266105A Expired - Fee Related JP2601586B2 (ja) 1991-10-15 1991-10-15 配置要素の配置配線方法

Country Status (5)

Country Link
US (1) US5475608A (enExample)
EP (1) EP0538035B1 (enExample)
JP (1) JP2601586B2 (enExample)
KR (1) KR970008535B1 (enExample)
DE (1) DE69232026T2 (enExample)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5691913A (en) * 1994-03-28 1997-11-25 Matsushita Electric Ind. Co. Layout designing apparatus for circuit boards
US5640328A (en) * 1994-04-25 1997-06-17 Lam; Jimmy Kwok-Ching Method for electric leaf cell circuit placement and timing determination
US5535134A (en) * 1994-06-03 1996-07-09 International Business Machines Corporation Object placement aid
US5619419A (en) * 1994-09-13 1997-04-08 Lsi Logic Corporation Method of cell placement for an itegrated circuit chip comprising integrated placement and cell overlap removal
JPH08235150A (ja) * 1995-02-24 1996-09-13 Fujitsu Ltd シミュレーティド・アニーリングによる次候補生成装置および方法
US6516307B1 (en) 1995-02-24 2003-02-04 Fujitsu Limited Next alternative generating apparatus using simulated annealing and method thereof
US5796625A (en) * 1996-03-01 1998-08-18 Lsi Logic Corporation Physical design automation system and process for designing integrated circuit chip using simulated annealing with "chessboard and jiggle" optimization
JP3204381B2 (ja) * 1997-11-04 2001-09-04 エヌイーシーマイクロシステム株式会社 半導体装置の自動配置配線方法
US6099583A (en) * 1998-04-08 2000-08-08 Xilinx, Inc. Core-based placement and annealing methods for programmable logic devices
US6898773B1 (en) * 2002-01-22 2005-05-24 Cadence Design Systems, Inc. Method and apparatus for producing multi-layer topological routes
JP2003076734A (ja) * 2001-09-03 2003-03-14 Fujitsu Ltd 集積回路設計装置及び集積回路設計方法並びにプログラム
US6782518B2 (en) * 2002-03-28 2004-08-24 International Business Machines Corporation System and method for facilitating coverage feedback testcase generation reproducibility
US7113945B1 (en) * 2002-04-10 2006-09-26 Emc Corporation Virtual storage device that uses volatile memory
US7340489B2 (en) * 2002-04-10 2008-03-04 Emc Corporation Virtual storage devices
US7526739B2 (en) * 2005-07-26 2009-04-28 R3 Logic, Inc. Methods and systems for computer aided design of 3D integrated circuits
US7404166B2 (en) * 2005-10-24 2008-07-22 Lsi Corporation Method and system for mapping netlist of integrated circuit to design
EP3274828B1 (en) * 2015-03-24 2020-05-06 Telefonaktiebolaget LM Ericsson (publ) Methods and nodes for scheduling data processing
CN109920787B (zh) * 2017-12-12 2021-05-25 中芯国际集成电路制造(北京)有限公司 互连结构的设计方法、装置及制造方法

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1502554A (enExample) * 1965-12-01 1968-02-07
US4630219A (en) * 1983-11-23 1986-12-16 International Business Machines Corporation Element placement method
JPS60114968A (ja) * 1983-11-28 1985-06-21 Hitachi Ltd 推論システム
US4700316A (en) * 1985-03-01 1987-10-13 International Business Machines Corporation Automated book layout in static CMOS
US4918614A (en) * 1987-06-02 1990-04-17 Lsi Logic Corporation Hierarchical floorplanner
JPH02242474A (ja) * 1989-03-16 1990-09-26 Hitachi Ltd 素子配置最適化方法及び装置並びに最適配置判定方法及び装置
DE69033724T2 (de) * 1989-12-04 2001-11-29 Matsushita Electric Industrial Co., Ltd. Plazierungsoptimierungssystem mit Hilfe von CAD
US5208759A (en) * 1990-12-13 1993-05-04 Vlsi Technology, Inc. Method for placement of circuit components in an integrated circuit

Also Published As

Publication number Publication date
DE69232026D1 (de) 2001-10-04
JPH05108759A (ja) 1993-04-30
KR970008535B1 (ko) 1997-05-24
EP0538035A3 (enExample) 1994-12-28
EP0538035B1 (en) 2001-08-29
DE69232026T2 (de) 2002-01-24
US5475608A (en) 1995-12-12
EP0538035A2 (en) 1993-04-21
KR930009077A (ko) 1993-05-22

Similar Documents

Publication Publication Date Title
JP2601586B2 (ja) 配置要素の配置配線方法
JP2995963B2 (ja) 階層的回路データベース最適化装置及び階層的回路データベース最適化方法
JPS58153A (ja) 配線径路決定方法
US3567914A (en) Automated manufacturing system
US8051400B2 (en) Modifying integrated circuit layout
US5550714A (en) Schematic generator and schematic generating method
US5473546A (en) Method for flattening hierarchical design descriptions
US10831972B2 (en) Capacity model for global routing
US6086625A (en) Method and apparatus for designing a circuit by describing logic design information with a hardware description language
US6625792B1 (en) Semiconductor design system, semiconductor integrated circuit, semiconductor design method and storage medium storing semiconductor design program
US7596773B2 (en) Automating optimal placement of macro-blocks in the design of an integrated circuit
Levendel et al. Parallel fault simulation using distributed processing
JP2004054641A (ja) モジュール間インタフェースの自動合成装置、合成方法、プログラム及び可搬記憶媒体
US6189129B1 (en) Figure operation of layout for high speed processing
JPH04251961A (ja) Ｃａｄによる回路ブロックの配置設計方式
JPH08115238A (ja) ファイルシステム
US11126770B2 (en) Method of semiconductor integrated circuit, circuit design system, and non-transitory computer-readable medium
JPS6046828B2 (ja) 配置決定装置
JP2914274B2 (ja) 自動配置処理方法およびその装置
JP2005108065A (ja) 集積回路の配線処理装置
JP3133718B2 (ja) レイアウト方法
Li MCG: A multilayer general area MCM routing algorithm
JPH0785117A (ja) 配線処理装置
JPH0728861A (ja) プリント基板配線の自動設計装置
JPH0329343A (ja) 半導体集積回路の配線方法

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19961119

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080129

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090129

Year of fee payment: 12

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100129

Year of fee payment: 13

LAPS Cancellation because of no payment of annual fees