JP2555298Y2 - リードオンリメモリ - Google Patents
リードオンリメモリInfo
- Publication number
- JP2555298Y2 JP2555298Y2 JP1989044757U JP4475789U JP2555298Y2 JP 2555298 Y2 JP2555298 Y2 JP 2555298Y2 JP 1989044757 U JP1989044757 U JP 1989044757U JP 4475789 U JP4475789 U JP 4475789U JP 2555298 Y2 JP2555298 Y2 JP 2555298Y2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- latch
- clock
- read
- latch clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000013500 data storage Methods 0.000 claims description 9
- 230000010355 oscillation Effects 0.000 claims description 7
- 238000010586 diagram Methods 0.000 description 3
- 239000003990 capacitor Substances 0.000 description 2
- 230000003111 delayed effect Effects 0.000 description 2
- 238000007599 discharging Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000011835 investigation Methods 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1989044757U JP2555298Y2 (ja) | 1989-04-17 | 1989-04-17 | リードオンリメモリ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1989044757U JP2555298Y2 (ja) | 1989-04-17 | 1989-04-17 | リードオンリメモリ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH02136000U JPH02136000U (cs) | 1990-11-13 |
| JP2555298Y2 true JP2555298Y2 (ja) | 1997-11-19 |
Family
ID=31558337
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1989044757U Expired - Lifetime JP2555298Y2 (ja) | 1989-04-17 | 1989-04-17 | リードオンリメモリ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2555298Y2 (cs) |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS603710A (ja) * | 1983-06-21 | 1985-01-10 | Yanmar Diesel Engine Co Ltd | 遠隔操作機能を備えたシステムの制御装置 |
| JPS6032917A (ja) * | 1983-08-04 | 1985-02-20 | Mitsubishi Heavy Ind Ltd | シリンダ注油装置 |
| JPS61258396A (ja) * | 1985-05-13 | 1986-11-15 | Seiko Epson Corp | 半導体記憶回路 |
-
1989
- 1989-04-17 JP JP1989044757U patent/JP2555298Y2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH02136000U (cs) | 1990-11-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5903171A (en) | Sense amplifier with integrated latch and level shift | |
| US4692638A (en) | CMOS/NMOS decoder and high-level driver circuit | |
| US4862348A (en) | Microcomputer having high-speed and low-speed operation modes for reading a memory | |
| US20030141899A1 (en) | Low-to-high voltage conversion method and system | |
| JPH097374A (ja) | 半導体メモリ装置のデータ出力バッファ | |
| JPS59178685A (ja) | 半導体記憶回路 | |
| JPH0650599B2 (ja) | 半導体メモリ | |
| US4688196A (en) | Semiconductor dynamic memory device with less power consumption in internal refresh mode | |
| JP2762589B2 (ja) | 半導体メモリ回路 | |
| US5886949A (en) | Method and circuit for generating a synchronizing ATD signal | |
| JP2744115B2 (ja) | 疑似スタティックramの制御回路 | |
| US5734282A (en) | Address transition detection circuit | |
| JP2555298Y2 (ja) | リードオンリメモリ | |
| JPH03283094A (ja) | 半導体メモリ | |
| JP2981870B2 (ja) | ライト制御回路 | |
| JPH01116992A (ja) | センス増幅器制御回路 | |
| US5304868A (en) | Non-inverting buffer circuit device and semiconductor memory circuit device | |
| JP3066645B2 (ja) | 半導体装置 | |
| JPH0765577A (ja) | 半導体記憶装置の出力回路 | |
| KR19990026457A (ko) | 동기형 반도체 메모리 장치의 데이터 출력 레지스터제어 회로 | |
| JP2621635B2 (ja) | 半導体メモリ | |
| JP2665040B2 (ja) | 非同期式メモリ回路 | |
| JPS5935115B2 (ja) | 感知増幅回路 | |
| JPH0831277B2 (ja) | 論理回路 | |
| JPH02183492A (ja) | メモリ回路 |