JP2513514Y2 - デコ―ド回路 - Google Patents
デコ―ド回路Info
- Publication number
- JP2513514Y2 JP2513514Y2 JP1989139846U JP13984689U JP2513514Y2 JP 2513514 Y2 JP2513514 Y2 JP 2513514Y2 JP 1989139846 U JP1989139846 U JP 1989139846U JP 13984689 U JP13984689 U JP 13984689U JP 2513514 Y2 JP2513514 Y2 JP 2513514Y2
- Authority
- JP
- Japan
- Prior art keywords
- test
- output
- circuit
- transistors
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Tests Of Electronic Circuits (AREA)
- Logic Circuits (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1989139846U JP2513514Y2 (ja) | 1989-12-04 | 1989-12-04 | デコ―ド回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1989139846U JP2513514Y2 (ja) | 1989-12-04 | 1989-12-04 | デコ―ド回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0379550U JPH0379550U (enrdf_load_stackoverflow) | 1991-08-14 |
JP2513514Y2 true JP2513514Y2 (ja) | 1996-10-09 |
Family
ID=31686864
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1989139846U Expired - Fee Related JP2513514Y2 (ja) | 1989-12-04 | 1989-12-04 | デコ―ド回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2513514Y2 (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2818500B2 (ja) | 1991-05-17 | 1998-10-30 | 日本電気アイシーマイコンシステム株式会社 | 半導体集積回路 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60158729A (ja) * | 1984-01-27 | 1985-08-20 | Nec Corp | エンコ−ダ装置 |
JPS62242423A (ja) * | 1986-04-14 | 1987-10-23 | Nec Corp | デコ−ダのテスト回路 |
JPS6386620A (ja) * | 1986-09-30 | 1988-04-18 | Canon Inc | デコ−ダの動作誤り検出装置 |
JPH07120954B2 (ja) * | 1988-01-18 | 1995-12-20 | 日本電気株式会社 | デコーダのエラー検出回路 |
-
1989
- 1989-12-04 JP JP1989139846U patent/JP2513514Y2/ja not_active Expired - Fee Related
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2818500B2 (ja) | 1991-05-17 | 1998-10-30 | 日本電気アイシーマイコンシステム株式会社 | 半導体集積回路 |
Also Published As
Publication number | Publication date |
---|---|
JPH0379550U (enrdf_load_stackoverflow) | 1991-08-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR960001300B1 (ko) | 반도체기억장치 | |
US7873882B2 (en) | Circuits and methods for repairing defects in memory devices | |
JP3938229B2 (ja) | 半導体記憶装置 | |
JPH0963297A (ja) | 半導体記憶装置 | |
JP3282188B2 (ja) | 半導体メモリ装置 | |
JP2513514Y2 (ja) | デコ―ド回路 | |
US6289293B1 (en) | Device and method for testing input-output ports | |
JPH0313680B2 (enrdf_load_stackoverflow) | ||
JPH06215599A (ja) | 半導体記憶回路 | |
JPH11101858A (ja) | 半導体集積回路 | |
JP2933444B2 (ja) | Cmosゲートのテスト回路 | |
JPS59162698A (ja) | ロ−ル・コ−ル方式 | |
EP0325423A2 (en) | An error detecting circuit for a decoder | |
JPS59117799A (ja) | 半導体メモリ装置 | |
US7012844B2 (en) | Device information writing circuit | |
KR100218296B1 (ko) | 멀티비트 테스트모드회로 | |
JP2820062B2 (ja) | 半導体集積回路及びこの回路が実装されたプリント基板 | |
JP3217548B2 (ja) | 半導体記憶装置 | |
JP2533207B2 (ja) | 半導体集積回路の出力装置 | |
JPH0963269A (ja) | 半導体記憶装置 | |
JPH08273392A (ja) | 半導体記憶装置及びそのテスト方法 | |
JPH04368699A (ja) | 半導体記憶装置 | |
KR0172361B1 (ko) | 반도체 메모리장치의 로우 리던던시 회로 | |
JP2690489B2 (ja) | 半導体メモリ装置 | |
JPH03151649A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |