JP2508612Y2 - リ―ドフレ―ム - Google Patents
リ―ドフレ―ムInfo
- Publication number
- JP2508612Y2 JP2508612Y2 JP1989142186U JP14218689U JP2508612Y2 JP 2508612 Y2 JP2508612 Y2 JP 2508612Y2 JP 1989142186 U JP1989142186 U JP 1989142186U JP 14218689 U JP14218689 U JP 14218689U JP 2508612 Y2 JP2508612 Y2 JP 2508612Y2
- Authority
- JP
- Japan
- Prior art keywords
- mounting surface
- die pad
- back surface
- chip mounting
- semiconductor chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1989142186U JP2508612Y2 (ja) | 1989-12-08 | 1989-12-08 | リ―ドフレ―ム |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1989142186U JP2508612Y2 (ja) | 1989-12-08 | 1989-12-08 | リ―ドフレ―ム |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0381641U JPH0381641U (ro) | 1991-08-21 |
JP2508612Y2 true JP2508612Y2 (ja) | 1996-08-28 |
Family
ID=31689026
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1989142186U Expired - Fee Related JP2508612Y2 (ja) | 1989-12-08 | 1989-12-08 | リ―ドフレ―ム |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2508612Y2 (ro) |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61135145A (ja) * | 1984-12-06 | 1986-06-23 | Fujitsu Ltd | リ−ドフレ−ム |
JPS63308358A (ja) * | 1987-06-10 | 1988-12-15 | Mitsui Haitetsuku:Kk | リ−ドフレ−ム |
-
1989
- 1989-12-08 JP JP1989142186U patent/JP2508612Y2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JPH0381641U (ro) | 1991-08-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8222720B2 (en) | Semiconductor device and manufacturing method thereof | |
WO1998052217A3 (en) | Method of forming a chip scale package, and a tool used in forming the chip scale package | |
KR960015827A (ko) | 반도체 장치 및 그 제조방법 | |
EP0989608A3 (en) | Plastic integrated circuit device package and method of making the same | |
KR970077540A (ko) | 칩 사이즈 패키지의 제조방법 | |
JP2001015668A (ja) | 樹脂封止型半導体パッケージ | |
KR20070009721A (ko) | 반도체 칩 조립체의 형성 방법과 기판 상의 회로로부터반도체 칩으로 와이어 본드부를 형성하는 장치 | |
JP2508612Y2 (ja) | リ―ドフレ―ム | |
US20060197199A1 (en) | Leadframe, coining tool, and method | |
JPH0783035B2 (ja) | 半導体装置 | |
JPH0545063B2 (ro) | ||
JP2002076234A (ja) | 樹脂封止型半導体装置 | |
JPH02105450A (ja) | 半導体装置 | |
JP4570797B2 (ja) | 半導体装置の製造方法 | |
JPH11260972A (ja) | 薄型半導体装置 | |
JPH0739237Y2 (ja) | 半導体装置 | |
JPH0294463A (ja) | 半導体装置 | |
KR0124547Y1 (ko) | 멀티형 리드프레임을 이용한 반도체 장치 | |
JPH06204389A (ja) | 半導体装置及びその製造方法 | |
JPH03116767A (ja) | Icのパッケージ | |
KR940000746B1 (ko) | 반도체장치의 칩 본딩방법 | |
JPH043508Y2 (ro) | ||
JPS6060743A (ja) | リ−ドフレ−ム | |
JPH09223767A (ja) | リードフレーム | |
JPH07297345A (ja) | 半導体装置用リードフレーム |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |