JP2024538909A5 - - Google Patents

Info

Publication number
JP2024538909A5
JP2024538909A5 JP2023577769A JP2023577769A JP2024538909A5 JP 2024538909 A5 JP2024538909 A5 JP 2024538909A5 JP 2023577769 A JP2023577769 A JP 2023577769A JP 2023577769 A JP2023577769 A JP 2023577769A JP 2024538909 A5 JP2024538909 A5 JP 2024538909A5
Authority
JP
Japan
Prior art keywords
base substrate
conductive structure
dimension
orthographic projection
conductive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2023577769A
Other languages
English (en)
Japanese (ja)
Other versions
JP2024538909A (ja
Filing date
Publication date
Priority claimed from CN202111220749.3A external-priority patent/CN113658995B/zh
Application filed filed Critical
Publication of JP2024538909A publication Critical patent/JP2024538909A/ja
Publication of JP2024538909A5 publication Critical patent/JP2024538909A5/ja
Pending legal-status Critical Current

Links

JP2023577769A 2021-10-20 2022-10-19 表示基板及び表示装置 Pending JP2024538909A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
CN202111220749.3A CN113658995B (zh) 2021-10-20 2021-10-20 显示基板、触控显示面板及显示装置
CN202111220749.3 2021-10-20
PCT/CN2022/126073 WO2023066279A1 (zh) 2021-10-20 2022-10-19 显示基板及显示装置

Publications (2)

Publication Number Publication Date
JP2024538909A JP2024538909A (ja) 2024-10-28
JP2024538909A5 true JP2024538909A5 (https=) 2025-10-27

Family

ID=78494697

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2023577769A Pending JP2024538909A (ja) 2021-10-20 2022-10-19 表示基板及び表示装置

Country Status (6)

Country Link
US (1) US20240155881A1 (https=)
EP (1) EP4340569A4 (https=)
JP (1) JP2024538909A (https=)
KR (1) KR20240084508A (https=)
CN (2) CN113658995B (https=)
WO (1) WO2023066279A1 (https=)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113658995B (zh) * 2021-10-20 2022-04-15 北京京东方技术开发有限公司 显示基板、触控显示面板及显示装置
CN114400239B (zh) * 2021-12-21 2023-04-07 昆山国显光电有限公司 显示面板、显示装置及显示面板的制备方法
WO2024044933A1 (en) 2022-08-30 2024-03-07 Boe Technology Group Co., Ltd. Array substrate and display apparatus
EP4458117A4 (en) * 2022-09-30 2025-03-19 Boe Technology Group Co., Ltd. NETWORK SUBSTRATE AND DISPLAY DEVICE
CN118284925A (zh) 2022-10-28 2024-07-02 京东方科技集团股份有限公司 显示基板及其驱动方法、显示装置
CN118266081A (zh) * 2022-10-28 2024-06-28 京东方科技集团股份有限公司 显示基板和显示装置
JP2025534915A (ja) 2022-10-28 2025-10-21 京東方科技集團股▲ふん▼有限公司 表示基板及び表示装置
WO2024145841A1 (zh) * 2023-01-04 2024-07-11 京东方科技集团股份有限公司 显示面板及显示装置
TWI831659B (zh) * 2023-03-28 2024-02-01 友達光電股份有限公司 觸控顯示面板
GB2638605A (en) * 2023-04-27 2025-08-27 Boe Technology Group Co Ltd Display substrate, display panel and display apparatus
CN119342897A (zh) * 2023-07-17 2025-01-21 合肥京东方瑞晟科技有限公司 显示面板和显示装置
CN116844464B (zh) * 2023-07-31 2026-03-10 昆山国显光电有限公司 驱动电路和显示面板
CN119855394B (zh) * 2023-10-18 2026-03-03 京东方科技集团股份有限公司 显示基板
KR20250071974A (ko) * 2023-11-15 2025-05-23 삼성디스플레이 주식회사 표시 장치
CN120265053A (zh) * 2024-01-02 2025-07-04 合肥维信诺科技有限公司 显示面板和显示装置

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5702981A (en) * 1995-09-29 1997-12-30 Maniar; Papu D. Method for forming a via in a semiconductor device
KR100214467B1 (ko) * 1995-12-29 1999-08-02 구본준 반도체소자의 배선구조 형성방법
KR100292938B1 (ko) * 1998-07-16 2001-07-12 윤종용 고집적디램셀커패시터및그의제조방법
KR100268422B1 (ko) * 1998-07-31 2000-10-16 윤종용 반도체 장치의 콘택 패드 및 그의 형성 방법
TWI288443B (en) * 2002-05-17 2007-10-11 Semiconductor Energy Lab SiN film, semiconductor device, and the manufacturing method thereof
KR100520683B1 (ko) * 2004-02-06 2005-10-11 매그나칩 반도체 유한회사 반도체 소자의 금속 배선 형성 방법
US20090302477A1 (en) * 2008-06-06 2009-12-10 Yakov Shor Integrated circuit with embedded contacts
CN103582952B (zh) * 2011-11-30 2016-08-03 株式会社日本有机雷特显示器 半导体器件和显示装置
US10727122B2 (en) * 2014-12-08 2020-07-28 International Business Machines Corporation Self-aligned via interconnect structures
CN105742299B (zh) * 2016-05-16 2019-11-29 京东方科技集团股份有限公司 一种像素单元及其制作方法、阵列基板及显示装置
KR102717808B1 (ko) * 2016-11-30 2024-10-15 엘지디스플레이 주식회사 두 개의 전극들 사이에 위치하는 다수의 절연막들을 포함하는 디스플레이 장치
CN207165572U (zh) * 2017-09-12 2018-03-30 京东方科技集团股份有限公司 一种阵列基板及显示装置
CN108376676B (zh) * 2018-02-28 2020-06-23 南京溧水高新创业投资管理有限公司 一种具有多孔介质层的金属互连结构
CN109599502B (zh) * 2019-01-02 2021-04-27 京东方科技集团股份有限公司 显示基板及其制备方法和显示面板
US11264443B2 (en) * 2019-03-29 2022-03-01 Boe Technology Group Co., Ltd. Display substrate with light shielding layer and manufacturing method thereof, and display panel
WO2021102988A1 (zh) * 2019-11-29 2021-06-03 京东方科技集团股份有限公司 显示基板及其制备方法、显示装置
JP7453254B2 (ja) * 2019-11-29 2024-03-19 京東方科技集團股▲ふん▼有限公司 表示基板及び表示装置
CN114679914B (zh) * 2019-11-29 2023-06-30 京东方科技集团股份有限公司 显示基板及其制作方法、显示装置
CN113257881B (zh) * 2021-07-01 2021-11-09 北京京东方技术开发有限公司 显示基板及显示装置
CN113257885B (zh) * 2021-07-07 2021-09-24 北京京东方技术开发有限公司 显示面板和显示装置
CN114068666B (zh) * 2021-09-02 2026-01-30 北京京东方技术开发有限公司 显示面板和显示装置
CN113658995B (zh) * 2021-10-20 2022-04-15 北京京东方技术开发有限公司 显示基板、触控显示面板及显示装置

Similar Documents

Publication Publication Date Title
JP2024538909A5 (https=)
JP2024528264A5 (https=)
JP2010153814A5 (https=)
JP2009081274A (ja) 半導体装置
JP2007123415A (ja) 半導体装置およびその製造方法
JP2023024327A5 (https=)
US20230395674A1 (en) Semiconductor device including gate structure and separation structure
JP2007534178A5 (https=)
KR20120096209A (ko) 반도체 소자 및 이의 제조 방법
KR101692718B1 (ko) 디램 소자의 제조 방법
JPWO2023157422A5 (https=)
TWI497574B (zh) 半導體結構
CN100355057C (zh) 电极构造、薄膜构造体的制造方法
US8268710B2 (en) Method for fabricating semiconductor devices
JP2009146994A (ja) トレンチゲート型半導体装置
CN118946162B (zh) 一种三维存储器及其制备方法
CN110828427B (zh) 包括电阻器结构的半导体器件
CN110767627B (zh) 半导体装置及其制作工艺
JP2022112707A (ja) 半導体装置及び半導体パッケージ
KR101056883B1 (ko) 반도체 메모리 소자의 도전성 배선 형성방법
US20190348373A1 (en) Semiconductor Device with Stress Relieving Structure
CN116705757B (zh) 一种接触垫结构以及其制造方法
KR20010020868A (ko) 반도체 장치 및 그 제조 방법
US8164197B2 (en) Semiconductor device having multilayer interconnection structure
JPWO2023135896A5 (https=)