JP2024528794A5 - - Google Patents

Info

Publication number
JP2024528794A5
JP2024528794A5 JP2023579583A JP2023579583A JP2024528794A5 JP 2024528794 A5 JP2024528794 A5 JP 2024528794A5 JP 2023579583 A JP2023579583 A JP 2023579583A JP 2023579583 A JP2023579583 A JP 2023579583A JP 2024528794 A5 JP2024528794 A5 JP 2024528794A5
Authority
JP
Japan
Prior art keywords
die
interconnection
coupled
active surface
interface circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2023579583A
Other languages
English (en)
Japanese (ja)
Other versions
JP2024528794A (ja
Filing date
Publication date
Priority claimed from US17/443,740 external-priority patent/US20230035627A1/en
Application filed filed Critical
Publication of JP2024528794A publication Critical patent/JP2024528794A/ja
Publication of JP2024528794A5 publication Critical patent/JP2024528794A5/ja
Pending legal-status Critical Current

Links

JP2023579583A 2021-07-27 2022-06-17 ダイ－基板スタンドオフキャビティ内のダイツーダイ（ｄ２ｄ）接続を採用した分割ダイ集積回路（ｉｃ）パッケージおよび関連する製造方法 Pending JP2024528794A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US17/443,740 2021-07-27
US17/443,740 US20230035627A1 (en) 2021-07-27 2021-07-27 Split die integrated circuit (ic) packages employing die-to-die (d2d) connections in die-substrate standoff cavity, and related fabrication methods
PCT/US2022/073006 WO2023009919A1 (en) 2021-07-27 2022-06-17 Split die integrated circuit (ic) packages employing die-to-die (d2d) connections in die-substrate standoff cavity, and related fabrication methods

Publications (2)

Publication Number Publication Date
JP2024528794A JP2024528794A (ja) 2024-08-01
JP2024528794A5 true JP2024528794A5 (enExample) 2025-06-11

Family

ID=82702992

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2023579583A Pending JP2024528794A (ja) 2021-07-27 2022-06-17 ダイ－基板スタンドオフキャビティ内のダイツーダイ（ｄ２ｄ）接続を採用した分割ダイ集積回路（ｉｃ）パッケージおよび関連する製造方法

Country Status (7)

Country Link
US (1) US20230035627A1 (enExample)
EP (1) EP4377999A1 (enExample)
JP (1) JP2024528794A (enExample)
KR (1) KR20240037965A (enExample)
CN (1) CN117751449A (enExample)
TW (1) TW202306094A (enExample)
WO (1) WO2023009919A1 (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US12355000B2 (en) 2020-11-10 2025-07-08 Qualcomm Incorporated Package comprising a substrate and a high-density interconnect integrated device
US12469811B2 (en) 2021-03-26 2025-11-11 Qualcomm Incorporated Package comprising wire bonds coupled to integrated devices
CN116936517A (zh) * 2022-04-01 2023-10-24 辉达公司 用于优化信号路由的管芯基板
US20240186248A1 (en) * 2022-12-01 2024-06-06 Adeia Semiconductor Bonding Technologies Inc. Backside power delivery network
US20250006643A1 (en) * 2023-06-30 2025-01-02 Intel Corporation Methods of forming wafer level multi-die system fabric interconnect structures
CN116884947B (zh) * 2023-09-05 2024-01-23 长电集成电路(绍兴)有限公司 半导体封装结构及其制备方法
CN117215994B (zh) * 2023-11-07 2024-01-09 北京数渡信息科技有限公司 一种不同部分良好情况下晶片间互连的配置策略

Family Cites Families (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8227904B2 (en) * 2009-06-24 2012-07-24 Intel Corporation Multi-chip package and method of providing die-to-die interconnects in same
US9059179B2 (en) * 2011-12-28 2015-06-16 Broadcom Corporation Semiconductor package with a bridge interposer
US8546955B1 (en) * 2012-08-16 2013-10-01 Xilinx, Inc. Multi-die stack package
US8946900B2 (en) * 2012-10-31 2015-02-03 Intel Corporation X-line routing for dense multi-chip-package interconnects
US9190380B2 (en) * 2012-12-06 2015-11-17 Intel Corporation High density substrate routing in BBUL package
US8901748B2 (en) * 2013-03-14 2014-12-02 Intel Corporation Direct external interconnect for embedded interconnect bridge package
US9646894B2 (en) * 2013-03-15 2017-05-09 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging mechanisms for dies with different sizes of connectors
US8916981B2 (en) * 2013-05-10 2014-12-23 Intel Corporation Epoxy-amine underfill materials for semiconductor packages
US10192810B2 (en) * 2013-06-28 2019-01-29 Intel Corporation Underfill material flow control for reduced die-to-die spacing in semiconductor packages
US9041205B2 (en) * 2013-06-28 2015-05-26 Intel Corporation Reliable microstrip routing for electronics components
US9076754B2 (en) * 2013-08-02 2015-07-07 Taiwan Semiconductor Manufacturing Company, Ltd. 3DIC packages with heat sinks attached to heat dissipating rings
US9349703B2 (en) * 2013-09-25 2016-05-24 Intel Corporation Method for making high density substrate interconnect using inkjet printing
US9177831B2 (en) * 2013-09-30 2015-11-03 Intel Corporation Die assembly on thin dielectric sheet
US9642259B2 (en) * 2013-10-30 2017-05-02 Qualcomm Incorporated Embedded bridge structure in a substrate
KR20150104467A (ko) * 2014-03-05 2015-09-15 앰코 테크놀로지 코리아 주식회사 반도체 디바이스의 제조 방법 및 이에 따른 반도체 디바이스
US9595496B2 (en) * 2014-11-07 2017-03-14 Qualcomm Incorporated Integrated device package comprising silicon bridge in an encapsulation layer
US20160141234A1 (en) * 2014-11-17 2016-05-19 Qualcomm Incorporated Integrated device package comprising silicon bridge in photo imageable layer
US9583462B2 (en) * 2015-01-22 2017-02-28 Qualcomm Incorporated Damascene re-distribution layer (RDL) in fan out split die application
US9379090B1 (en) * 2015-02-13 2016-06-28 Qualcomm Incorporated System, apparatus, and method for split die interconnection
US9418966B1 (en) * 2015-03-23 2016-08-16 Xilinx, Inc. Semiconductor assembly having bridge module for die-to-die interconnection
US9368450B1 (en) * 2015-08-21 2016-06-14 Qualcomm Incorporated Integrated device package comprising bridge in litho-etchable layer
WO2017074392A1 (en) * 2015-10-29 2017-05-04 Intel Corporation Metal-free frame design for silicon bridges for semiconductor packages
US10950550B2 (en) * 2015-12-22 2021-03-16 Intel Corporation Semiconductor package with through bridge die connections
WO2017111790A1 (en) * 2015-12-23 2017-06-29 Manusharow Mathew J Improving size and efficiency of dies
US10497674B2 (en) * 2016-01-27 2019-12-03 Amkor Technology, Inc. Semiconductor package and fabricating method thereof
US10170428B2 (en) * 2016-06-29 2019-01-01 Intel Corporation Cavity generation for embedded interconnect bridges utilizing temporary structures
US10304799B2 (en) * 2016-12-28 2019-05-28 Intel Corporation Land grid array package extension
US10510721B2 (en) * 2017-08-11 2019-12-17 Advanced Micro Devices, Inc. Molded chip combination
KR102039710B1 (ko) * 2017-10-19 2019-11-01 삼성전자주식회사 유기 인터포저를 포함하는 반도체 패키지
US11011503B2 (en) * 2017-12-15 2021-05-18 Invensas Bonding Technologies, Inc. Direct-bonded optoelectronic interconnect for high-density integrated photonics
US11569198B2 (en) * 2018-01-03 2023-01-31 Intel Corporation Stacked semiconductor die architecture with multiple layers of disaggregation
US10593612B2 (en) * 2018-03-19 2020-03-17 Stmicroelectronics S.R.L. SMDs integration on QFN by 3D stacked solution
US11538758B2 (en) * 2018-03-19 2022-12-27 Intel Corporation Waveguide interconnect bridges
US10580738B2 (en) * 2018-03-20 2020-03-03 International Business Machines Corporation Direct bonded heterogeneous integration packaging structures
US10535608B1 (en) * 2018-07-24 2020-01-14 International Business Machines Corporation Multi-chip package structure having chip interconnection bridge which provides power connections between chip and package substrate
MY202246A (en) * 2018-10-22 2024-04-19 Intel Corp Devices and methods for signal integrity protection technique
US11676941B2 (en) * 2018-12-07 2023-06-13 Amkor Technology Singapore Holding Pte. Ltd. Semiconductor package and fabricating method thereof
US10833679B2 (en) * 2018-12-28 2020-11-10 Intel Corporation Multi-purpose interface for configuration data and user fabric data
US11621223B2 (en) * 2019-05-22 2023-04-04 Intel Corporation Interconnect hub for dies
US11735533B2 (en) * 2019-06-11 2023-08-22 Intel Corporation Heterogeneous nested interposer package for IC chips
US11282806B2 (en) * 2019-10-11 2022-03-22 Marvell Asia Pte, Ltd. Partitioned substrates with interconnect bridge
US11164817B2 (en) * 2019-11-01 2021-11-02 International Business Machines Corporation Multi-chip package structures with discrete redistribution layers
US11094637B2 (en) * 2019-11-06 2021-08-17 International Business Machines Corporation Multi-chip package structures having embedded chip interconnect bridges and fan-out redistribution layers
US11282772B2 (en) * 2019-11-06 2022-03-22 Advanced Semiconductor Engineering, Inc. Package structure, assembly structure and method for manufacturing the same
US11728894B2 (en) * 2020-04-13 2023-08-15 Avicenatech Corp. Optically-enhanced multichip packaging
US12159840B2 (en) * 2020-06-23 2024-12-03 Intel Corporation Scalable and interoperable PHYLESS die-to-die IO solution
US12355000B2 (en) * 2020-11-10 2025-07-08 Qualcomm Incorporated Package comprising a substrate and a high-density interconnect integrated device
US11973057B2 (en) * 2020-12-15 2024-04-30 Analog Devices, Inc. Through-silicon transmission lines and other structures enabled by same
US12125815B2 (en) * 2020-12-22 2024-10-22 Intel Corporation Assembly of 2XD module using high density interconnect bridges

Similar Documents

Publication Publication Date Title
JP2024528794A5 (enExample)
US20220208633A1 (en) Semiconductor packages
US9230936B2 (en) Integrated device comprising high density interconnects and redistribution layers
WO2021178078A4 (en) Integrated circuit (ic) packages employing split, double-sided metallization structures to facilitate a semiconductor die ("die") module employing stacked dice, and related fabrication methods
US9583460B2 (en) Integrated device comprising stacked dies on redistribution layers
US9530740B2 (en) 3D interconnect structure comprising through-silicon vias combined with fine pitch backside metal redistribution lines fabricated using a dual damascene type approach
US11552055B2 (en) Integrated circuit (IC) packages employing front side back-end-of-line (FS-BEOL) to back side back-end-of-line (BS-BEOL) stacking for three-dimensional (3D) die stacking, and related fabrication methods
US9368566B2 (en) Package on package (PoP) integrated device comprising a capacitor in a substrate
JP2024534530A5 (enExample)
JP2016533651A (ja) ＷＬＣＳＰコンポーネントをｅ−ＷＬＢ及びｅ−ＰＬＢ内に埋設する方法
US11631630B2 (en) Pillar-last methods for forming semiconductor devices
JP7391247B2 (ja) スタックダイを用いる半導体ダイ（「ダイ」）モジュールを容易にするための分割された両面のメタライゼーション構造を用いる集積回路（ｉｃ）パッケージ、および関連する製造方法
JP2018519657A (ja) 相互接続構造体によって３ｄ素子を埋め込むためのシステム、装置、および方法
US20230317677A1 (en) Three-dimensional (3d) integrated circuit (ic) (3dic) package employing a redistribution layer (rdl) interposer facilitating semiconductor die stacking, and related fabrication methods
JP2024514601A5 (enExample)
JP2025513694A5 (enExample)
TW202201709A (zh) 具有ｅｍｉ屏蔽之微電子裝置封裝、製造方法及相關電子系統
KR20220165246A (ko) 솔더 레지스트 층 위에 상호연결 라우팅을 갖는 기판을 포함하는 패키지
JP2024521546A5 (enExample)
WO2018044543A1 (en) LOW PROFILE PASSIVE ON GLASS (PoG) DEVICE COMPRISING A DIE
US9209110B2 (en) Integrated device comprising wires as vias in an encapsulation layer
TWI856175B (zh) 包括晶粒和晶粒側重分佈層（ｒｄｌ）的封裝件
US20200365651A1 (en) Device comprising subtrate and die with frame
US12525574B2 (en) Three-dimensional (3D) integrated circuit (IC) (3DIC) package with a bottom die layer employing an extended interposer substrate, and related fabrication methods
JP2025509901A5 (enExample)