JP2021163830A - 半導体装置の製造方法、半導体基板 - Google Patents
半導体装置の製造方法、半導体基板 Download PDFInfo
- Publication number
- JP2021163830A JP2021163830A JP2020062906A JP2020062906A JP2021163830A JP 2021163830 A JP2021163830 A JP 2021163830A JP 2020062906 A JP2020062906 A JP 2020062906A JP 2020062906 A JP2020062906 A JP 2020062906A JP 2021163830 A JP2021163830 A JP 2021163830A
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor layer
- substrate
- layer
- insulating film
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 215
- 239000000758 substrate Substances 0.000 title claims abstract description 79
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 40
- 238000003825 pressing Methods 0.000 claims abstract description 4
- 238000000034 method Methods 0.000 claims description 34
- 238000005530 etching Methods 0.000 claims description 7
- 238000007747 plating Methods 0.000 description 13
- 235000012431 wafers Nutrition 0.000 description 11
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 9
- 238000002161 passivation Methods 0.000 description 9
- 229910052581 Si3N4 Inorganic materials 0.000 description 8
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 8
- 238000001312 dry etching Methods 0.000 description 6
- 239000007789 gas Substances 0.000 description 6
- IBEFSUTVZWZJEL-UHFFFAOYSA-N trimethylindium Chemical compound C[In](C)C IBEFSUTVZWZJEL-UHFFFAOYSA-N 0.000 description 6
- 229910004298 SiO 2 Inorganic materials 0.000 description 5
- 239000000853 adhesive Substances 0.000 description 5
- 230000001070 adhesive effect Effects 0.000 description 5
- 239000013078 crystal Substances 0.000 description 5
- 229910003902 SiCl 4 Inorganic materials 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 239000010931 gold Substances 0.000 description 4
- 238000000926 separation method Methods 0.000 description 4
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 3
- 238000003776 cleavage reaction Methods 0.000 description 3
- 239000012212 insulator Substances 0.000 description 3
- 229910052751 metal Inorganic materials 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 239000002994 raw material Substances 0.000 description 3
- 230000007017 scission Effects 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 2
- 239000000969 carrier Substances 0.000 description 2
- 229910000040 hydrogen fluoride Inorganic materials 0.000 description 2
- 229910052738 indium Inorganic materials 0.000 description 2
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 2
- 230000031700 light absorption Effects 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 238000001771 vacuum deposition Methods 0.000 description 2
- VXEGSRKPIUDPQT-UHFFFAOYSA-N 4-[4-(4-methoxyphenyl)piperazin-1-yl]aniline Chemical compound C1=CC(OC)=CC=C1N1CCN(C=2C=CC(N)=CC=2)CC1 VXEGSRKPIUDPQT-UHFFFAOYSA-N 0.000 description 1
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910005540 GaP Inorganic materials 0.000 description 1
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 1
- XYFCBTPGUUZFHI-UHFFFAOYSA-N Phosphine Chemical compound P XYFCBTPGUUZFHI-UHFFFAOYSA-N 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- HZXMRANICFIONG-UHFFFAOYSA-N gallium phosphide Chemical compound [Ga]#P HZXMRANICFIONG-UHFFFAOYSA-N 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000006748 scratching Methods 0.000 description 1
- 230000002393 scratching effect Effects 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000005049 silicon tetrachloride Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
- 238000000927 vapour-phase epitaxy Methods 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0095—Post-treatment of devices, e.g. annealing, recrystallisation or short-circuit elimination
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
- H01L31/0256—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by the material
- H01L31/0264—Inorganic materials
- H01L31/0304—Inorganic materials including, apart from doping materials or other impurities, only AIIIBV compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
- H01L31/0352—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions
- H01L31/035236—Superlattices; Multiple quantum well structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/184—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof the active layers comprising only AIIIBV compounds, e.g. GaAs, InP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/186—Particular post-treatment for the devices, e.g. annealing, impurity gettering, short-circuit elimination, recrystallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0062—Processes for devices with an active region comprising only III-V compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/04—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction
- H01L33/06—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction within the light emitting region, e.g. quantum confinement structure or tunnel barrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/26—Materials of the light emitting region
- H01L33/30—Materials of the light emitting region containing only elements of Group III and Group V of the Periodic Table
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
- H01L2221/68336—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding involving stretching of the auxiliary support post dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54453—Marks applied to semiconductor devices or parts for use prior to dicing
- H01L2223/5446—Located in scribe lines
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Electromagnetism (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Ceramic Engineering (AREA)
- Light Receiving Elements (AREA)
- Led Devices (AREA)
- Semiconductor Lasers (AREA)
- Dicing (AREA)
Abstract
Description
最初に本開示の実施形態の内容を列記して説明する。
(2)前記第1半導体層を形成する前に、前記絶縁膜をマスクとして、前記基板をエッチングし、メサを形成する工程を含んでもよい。第1半導体層は、絶縁膜の上に張り出すように成長する。第1半導体層の当該部分は、他の部分に比べて割れやすい。スクライブラインに沿って基板を分離することができ、分離による異物の発生を抑制することができる。
(3)スクライブラインとなる領域に沿って空洞が埋め込まれた半導体基板である。スクライブラインとなる領域に沿って半導体基板を分離することができ、分離による異物の発生を抑制することができる。
本開示の実施形態に係る半導体装置の製造方法、半導体基板の具体例を、以下に図面を参照しつつ説明する。なお、本開示はこれらの例示に限定されるものではなく、特許請求の範囲によって示され、特許請求の範囲と均等の意味および範囲内でのすべての変更が含まれることが意図される。
(半導体装置)
図1Aは第1実施形態に係る半導体装置100を例示する断面図であり、図1Bの線A−Aに沿った断面を図示する。図1Bは半導体装置100を例示する平面図であり、後述のように模式的な図である。X軸方向、Y軸方向およびZ軸方向は互いに直交する。X軸方向およびY軸方向は、半導体装置100の互いに直交する2つの辺の方向である。Z軸方向は半導体装置100における半導体層の積層方向である。
図2は半導体装置100の製造方法を例示する平面図である。図3Aから図8Bは半導体装置100の製造方法を例示する断面図であり、図1Aに対応する断面を図示する。
アンテナパワー:200〜250W
バイアスパワー:100〜200W
SiCl4の流量:5〜10sccm(8.335×10−8〜16.67×10−8m3/s)
Arの流量:40〜50sccm(66.68×10−8〜83.35×10−8m3/s)
圧力:0.5〜1.0Pa
基板10の温度:180〜220℃
メサ15は図2に示した領域13aおよび13bに形成される。メサ15の高さH1は例えば2μm以上である。Z軸方向に対するメサ15の側面の傾斜角度θは例えば10°である。メサ15の形成後、絶縁膜12は除去せず、メサ15上に残存させる。
PH3の流量>TMIの流量
成長温度:650℃
成長圧力:100mbar
半導体層14の成長速度:2μm/h
(半導体装置)
図9は第2実施形態に係る半導体装置200を例示する断面図である。第1実施形態と同じ構成については説明を省略する。図9に示すように、半導体装置200は、基板10、絶縁膜12および36、パッシベーション膜34、半導体層14(第1半導体層)、半導体層22、半導体層30(第2半導体層)、コンタクト層32、電極38および40、メッキ層42および44を備える受光素子である。
次に半導体装置200の製造方法について説明する。製造方法は図2に示したウェハ状態の基板10に施される。図10Aから図13は半導体装置200の製造方法を例示する断面図である。図3Aから図5Aまでの工程は第2実施形態にも適用される。
10a 面
10b、13a,13b 領域
10c アレイ
11、15 メサ
12、25、27、36、50、52 絶縁膜
14、22、30、30a、30b 半導体層
14a 部分
16 窪み
16a 空洞
17、20 クラッド層
18 活性層
19 反射膜
24、32 コンタクト層
26、28、38、40 電極
29 ブレード
34 パッシベーション膜
42、44 メッキ層
54 粘着シート
100、200 半導体装置
110、210 半導体基板
Claims (3)
- 基板上のスクライブラインとなる領域に絶縁膜を形成する工程と、
前記絶縁膜の上に空洞を残した状態で、前記絶縁膜を埋め込む第1半導体層を形成する工程と、
前記第1半導体層の上に、活性層を含む第2半導体層を形成する工程と、
前記基板の前記第1半導体層が形成された面とは反対側の面のうち、前記スクライブラインとなる領域に対応する位置において前記基板を押圧することで、前記基板、前記第1半導体層および前記第2半導体層を分割する工程と、を有する半導体装置の製造方法。 - 前記第1半導体層を形成する前に、前記絶縁膜をマスクとして、前記基板をエッチングし、メサを形成する工程を含む請求項1に記載の半導体装置の製造方法。
- スクライブラインとなる領域に沿って空洞が埋め込まれた半導体基板。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2020062906A JP2021163830A (ja) | 2020-03-31 | 2020-03-31 | 半導体装置の製造方法、半導体基板 |
US17/191,819 US20210305169A1 (en) | 2020-03-31 | 2021-03-04 | Method for manufacturing semiconductor device, and semiconductor substrate |
CN202110332137.7A CN113471144A (zh) | 2020-03-31 | 2021-03-29 | 用于制造半导体器件的方法、半导体器件以及半导体衬底 |
US18/172,077 US20230197628A1 (en) | 2020-03-31 | 2023-02-21 | Method for manufacturing semiconductor device, and semiconductor substrate |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2020062906A JP2021163830A (ja) | 2020-03-31 | 2020-03-31 | 半導体装置の製造方法、半導体基板 |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2021163830A true JP2021163830A (ja) | 2021-10-11 |
Family
ID=77856581
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2020062906A Pending JP2021163830A (ja) | 2020-03-31 | 2020-03-31 | 半導体装置の製造方法、半導体基板 |
Country Status (3)
Country | Link |
---|---|
US (2) | US20210305169A1 (ja) |
JP (1) | JP2021163830A (ja) |
CN (1) | CN113471144A (ja) |
-
2020
- 2020-03-31 JP JP2020062906A patent/JP2021163830A/ja active Pending
-
2021
- 2021-03-04 US US17/191,819 patent/US20210305169A1/en not_active Abandoned
- 2021-03-29 CN CN202110332137.7A patent/CN113471144A/zh active Pending
-
2023
- 2023-02-21 US US18/172,077 patent/US20230197628A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
CN113471144A (zh) | 2021-10-01 |
US20230197628A1 (en) | 2023-06-22 |
US20210305169A1 (en) | 2021-09-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2008252069A (ja) | 半導体レーザ素子の製造方法および半導体レーザ素子 | |
JP2016208040A (ja) | 端面発光エッチングファセットレーザ | |
KR102116828B1 (ko) | 기판 재생 방법 | |
US8659051B2 (en) | Semiconductor light emitting device and method for manufacturing thereof | |
CN111987585B (zh) | 一种硅波导输出激光器 | |
JP7010546B2 (ja) | 光半導体素子およびその製造方法 | |
US6931041B2 (en) | Integrated semiconductor laser device and method of manufacture thereof | |
WO2019208697A1 (ja) | 光半導体素子およびその製造方法ならびに光集積半導体素子およびその製造方法 | |
US20210305169A1 (en) | Method for manufacturing semiconductor device, and semiconductor substrate | |
US8216868B2 (en) | Method of fabricating semiconductor laser | |
US11283235B2 (en) | Semiconductor laser device | |
JP5047665B2 (ja) | 半導体発光素子およびその製造方法 | |
JP7056440B2 (ja) | 光半導体素子の製造方法 | |
JP6089953B2 (ja) | Iii−v化合物半導体素子を作製する方法 | |
JP2020167223A (ja) | 赤外led素子 | |
JP7363193B2 (ja) | 半導体素子の製造方法 | |
JP5724284B2 (ja) | 半導体光素子を作製する方法 | |
JP7306779B2 (ja) | 光半導体素子およびその製造方法 | |
US20230083344A1 (en) | Process for fabricating a semiconductor diode via wet and dry etches | |
US20230060877A1 (en) | Semiconductor optical device and method of manufacturing the same | |
JP2009117616A (ja) | 半導体光素子を作製する方法 | |
JPS6360562A (ja) | 光半導体装置の製造方法 | |
US20240186763A1 (en) | Method of manufacturing semiconductor optical device | |
JP5310441B2 (ja) | 半導体レーザの製造方法 | |
US20210408760A1 (en) | Semiconductor optical device and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A625 | Written request for application examination (by other person) |
Free format text: JAPANESE INTERMEDIATE CODE: A625 Effective date: 20221021 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20230614 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20230725 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20230922 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20231124 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20240130 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20240321 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20240416 |