JP2019091822A - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP2019091822A JP2019091822A JP2017220305A JP2017220305A JP2019091822A JP 2019091822 A JP2019091822 A JP 2019091822A JP 2017220305 A JP2017220305 A JP 2017220305A JP 2017220305 A JP2017220305 A JP 2017220305A JP 2019091822 A JP2019091822 A JP 2019091822A
- Authority
- JP
- Japan
- Prior art keywords
- region
- semiconductor device
- semiconductor
- drain region
- electrical connection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
- H10D30/66—Vertical DMOS [VDMOS] FETs
- H10D30/668—Vertical DMOS [VDMOS] FETs having trench gate electrodes, e.g. UMOS transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/113—Isolations within a component, i.e. internal isolations
- H10D62/115—Dielectric isolations, e.g. air gaps
- H10D62/116—Dielectric isolations, e.g. air gaps adjoining the input or output regions of field-effect devices, e.g. adjoining source or drain regions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/028—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
- H10D30/0291—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs
- H10D30/0297—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs using recessing of the gate electrodes, e.g. to form trench gate electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/63—Vertical IGFETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/01—Manufacture or treatment
- H10D62/051—Forming charge compensation regions, e.g. superjunctions
- H10D62/058—Forming charge compensation regions, e.g. superjunctions by using trenches, e.g. implanting into sidewalls of trenches or refilling trenches
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
- H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
- H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
- H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
- H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]
- H10D62/109—Reduced surface field [RESURF] PN junction structures
- H10D62/111—Multiple RESURF structures, e.g. double RESURF or 3D-RESURF structures
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/111—Field plates
- H10D64/115—Resistive field plates, e.g. semi-insulating field plates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/111—Field plates
- H10D64/117—Recessed field plates, e.g. trench field plates or buried field plates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
- H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
- H10D64/311—Gate electrodes for field-effect devices
- H10D64/411—Gate electrodes for field-effect devices for FETs
- H10D64/511—Gate electrodes for field-effect devices for FETs for IGFETs
- H10D64/512—Disposition of the gate electrodes, e.g. buried gates
- H10D64/513—Disposition of the gate electrodes, e.g. buried gates within recesses in the substrate, e.g. trench gates, groove gates or buried gates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/101—Integrated devices comprising main components and built-in components, e.g. IGBT having built-in freewheel diode
- H10D84/141—VDMOS having built-in components
Landscapes
- Insulated Gate Type Field-Effect Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2017220305A JP2019091822A (ja) | 2017-11-15 | 2017-11-15 | 半導体装置 |
| CN201810170456.0A CN109786459A (zh) | 2017-11-15 | 2018-03-01 | 半导体装置 |
| US15/916,355 US10490628B2 (en) | 2017-11-15 | 2018-03-09 | Semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2017220305A JP2019091822A (ja) | 2017-11-15 | 2017-11-15 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2019091822A true JP2019091822A (ja) | 2019-06-13 |
| JP2019091822A5 JP2019091822A5 (https=) | 2020-02-27 |
Family
ID=66433500
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2017220305A Pending JP2019091822A (ja) | 2017-11-15 | 2017-11-15 | 半導体装置 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US10490628B2 (https=) |
| JP (1) | JP2019091822A (https=) |
| CN (1) | CN109786459A (https=) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113224161A (zh) * | 2020-02-05 | 2021-08-06 | 株式会社东芝 | 半导体装置 |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003523086A (ja) * | 2000-02-12 | 2003-07-29 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 半導体デバイスおよび半導体デバイス用の材料を製造する方法 |
| JP2003523087A (ja) * | 2000-02-12 | 2003-07-29 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 増加する逆阻止電圧のための分圧器を伴う半導体装置 |
| JP2004519848A (ja) * | 2001-02-22 | 2004-07-02 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 半導体デバイス |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE19611045C1 (de) * | 1996-03-20 | 1997-05-22 | Siemens Ag | Durch Feldeffekt steuerbares Halbleiterbauelement |
| JP3993458B2 (ja) | 2002-04-17 | 2007-10-17 | 株式会社東芝 | 半導体装置 |
| JP4438317B2 (ja) | 2003-05-09 | 2010-03-24 | 株式会社デンソー | 半導体装置の製造方法 |
| US8461648B2 (en) * | 2005-07-27 | 2013-06-11 | Infineon Technologies Austria Ag | Semiconductor component with a drift region and a drift control region |
| JP2007129086A (ja) | 2005-11-04 | 2007-05-24 | Toshiba Corp | 半導体装置 |
| JP2009135360A (ja) * | 2007-12-03 | 2009-06-18 | Renesas Technology Corp | 半導体装置およびその製造方法 |
| US8390060B2 (en) * | 2010-07-06 | 2013-03-05 | Maxpower Semiconductor, Inc. | Power semiconductor devices, structures, and related methods |
| JP5687582B2 (ja) * | 2010-09-21 | 2015-03-18 | 株式会社東芝 | 半導体素子およびその製造方法 |
| US20120168819A1 (en) * | 2011-01-03 | 2012-07-05 | Fabio Alessio Marino | Semiconductor pillar power MOS |
| US8889532B2 (en) * | 2011-06-27 | 2014-11-18 | Semiconductor Components Industries, Llc | Method of making an insulated gate semiconductor device and structure |
-
2017
- 2017-11-15 JP JP2017220305A patent/JP2019091822A/ja active Pending
-
2018
- 2018-03-01 CN CN201810170456.0A patent/CN109786459A/zh not_active Withdrawn
- 2018-03-09 US US15/916,355 patent/US10490628B2/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003523086A (ja) * | 2000-02-12 | 2003-07-29 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 半導体デバイスおよび半導体デバイス用の材料を製造する方法 |
| JP2003523087A (ja) * | 2000-02-12 | 2003-07-29 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 増加する逆阻止電圧のための分圧器を伴う半導体装置 |
| JP2004519848A (ja) * | 2001-02-22 | 2004-07-02 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 半導体デバイス |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113224161A (zh) * | 2020-02-05 | 2021-08-06 | 株式会社东芝 | 半导体装置 |
| JP2021125559A (ja) * | 2020-02-05 | 2021-08-30 | 株式会社東芝 | 半導体装置 |
| JP7374795B2 (ja) | 2020-02-05 | 2023-11-07 | 株式会社東芝 | 半導体装置 |
| CN113224161B (zh) * | 2020-02-05 | 2024-03-29 | 株式会社东芝 | 半导体装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| US10490628B2 (en) | 2019-11-26 |
| CN109786459A (zh) | 2019-05-21 |
| US20190148488A1 (en) | 2019-05-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20240178303A1 (en) | Structure and method for vertical tunneling field effect transistor with leveled source and drain | |
| US9070714B1 (en) | Strapped dual-gate VDMOS device | |
| CN103928514B (zh) | 功率mosfet及其形成方法 | |
| JP4777630B2 (ja) | 半導体装置 | |
| JP5511308B2 (ja) | 半導体装置およびその製造方法 | |
| US8963218B2 (en) | Dual-gate VDMOS device | |
| CN104916637B (zh) | 半导体器件及其制造方法 | |
| JP6666671B2 (ja) | 半導体装置 | |
| US20140139282A1 (en) | Embedded JFETs for High Voltage Applications | |
| US9171916B1 (en) | LDMOS with thick interlayer-dielectric layer | |
| US20140264567A1 (en) | Direct-drain trench fet with source and drain isolation | |
| CN103855221A (zh) | 半导体器件和制造半导体器件的方法 | |
| TW201351602A (zh) | 用於製造具有一屏蔽電極結構之一絕緣閘極半導體裝置之方法 | |
| CN104752492B (zh) | 用于制造半导体器件的方法和半导体器件 | |
| US20140252442A1 (en) | Method and Structure for Vertical Tunneling Field Effect Transistor and Planar Devices | |
| CN115832019A (zh) | 用于沟槽栅极场效应晶体管的场板布置 | |
| JP5033305B2 (ja) | 炭化珪素半導体装置 | |
| JP6295444B2 (ja) | 半導体装置 | |
| US9673316B1 (en) | Vertical semiconductor device having frontside interconnections | |
| JP5542623B2 (ja) | 半導体装置及びその製造方法 | |
| CN115440799A (zh) | 半导体器件 | |
| JP2000260990A (ja) | 高電圧素子及びその製造方法 | |
| JP2019091822A (ja) | 半導体装置 | |
| KR20130045104A (ko) | 반도체 소자의 제조 방법 | |
| US11532608B2 (en) | Semiconductor device and method for manufacturing same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20200120 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20200120 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20201124 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20201126 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20210604 |