JP2018504020A - シングルエンドクリスタル発振器から４倍の基準クロックを生成するための装置および方法 - Google Patents

シングルエンドクリスタル発振器から４倍の基準クロックを生成するための装置および方法 Download PDF

Info

Publication number
JP2018504020A
JP2018504020A JP2017530262A JP2017530262A JP2018504020A JP 2018504020 A JP2018504020 A JP 2018504020A JP 2017530262 A JP2017530262 A JP 2017530262A JP 2017530262 A JP2017530262 A JP 2017530262A JP 2018504020 A JP2018504020 A JP 2018504020A
Authority
JP
Japan
Prior art keywords
transistor
coupled
digital signal
drain
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2017530262A
Other languages
English (en)
Japanese (ja)
Other versions
JP2018504020A5 (enExample
Inventor
バヒド・ファー、モハンマド・バグハー
ハリリ、アリレザ
ラジャビ、ヤシャー
カボウシアン、アミルポウヤ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of JP2018504020A publication Critical patent/JP2018504020A/ja
Publication of JP2018504020A5 publication Critical patent/JP2018504020A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/00006—Changing the frequency
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B19/00—Generation of oscillations by non-regenerative frequency multiplication or division of a signal from a separate source
    • H03B19/06—Generation of oscillations by non-regenerative frequency multiplication or division of a signal from a separate source by means of discharge device or semiconductor device with more than two electrodes
    • H03B19/08—Generation of oscillations by non-regenerative frequency multiplication or division of a signal from a separate source by means of discharge device or semiconductor device with more than two electrodes by means of a discharge device
    • H03B19/10—Generation of oscillations by non-regenerative frequency multiplication or division of a signal from a separate source by means of discharge device or semiconductor device with more than two electrodes by means of a discharge device using multiplication only
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B19/00—Generation of oscillations by non-regenerative frequency multiplication or division of a signal from a separate source
    • H03B19/06—Generation of oscillations by non-regenerative frequency multiplication or division of a signal from a separate source by means of discharge device or semiconductor device with more than two electrodes
    • H03B19/14—Generation of oscillations by non-regenerative frequency multiplication or division of a signal from a separate source by means of discharge device or semiconductor device with more than two electrodes by means of a semiconductor device
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/156—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern
    • H03K5/1565—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern the output pulses having a constant duty cycle

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Manipulation Of Pulses (AREA)
JP2017530262A 2014-12-09 2015-12-03 シングルエンドクリスタル発振器から４倍の基準クロックを生成するための装置および方法 Pending JP2018504020A (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201462089497P 2014-12-09 2014-12-09
US62/089,497 2014-12-09
US14/640,672 2015-03-06
US14/640,672 US9490784B2 (en) 2014-12-09 2015-03-06 Apparatus and method for generating quadrupled reference clock from single ended crystal oscillator
PCT/US2015/063815 WO2016094196A1 (en) 2014-12-09 2015-12-03 Apparatus and method for generating quadrupled reference clock from single-ended crystal oscillator

Publications (2)

Publication Number Publication Date
JP2018504020A true JP2018504020A (ja) 2018-02-08
JP2018504020A5 JP2018504020A5 (enExample) 2018-12-20

Family

ID=56095255

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017530262A Pending JP2018504020A (ja) 2014-12-09 2015-12-03 シングルエンドクリスタル発振器から４倍の基準クロックを生成するための装置および方法

Country Status (5)

Country Link
US (1) US9490784B2 (enExample)
EP (1) EP3231089A1 (enExample)
JP (1) JP2018504020A (enExample)
CN (1) CN107005230B (enExample)
WO (1) WO2016094196A1 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107991553B (zh) * 2017-11-21 2019-12-31 中国电子科技集团公司第四十一研究所 一种矢量网络分析仪时钟系统及其优化方法
US10749473B2 (en) * 2017-12-20 2020-08-18 Globalfoundries Inc. Methods, apparatus, and system for a frequency doubler for a millimeter wave device
IT201800007998A1 (it) * 2018-08-09 2020-02-09 Magaldi Power Spa Dispositivo, impianto e metodo per l'accumulo e il trasferimento di energia termica di origine solare
KR20220154482A (ko) 2021-05-13 2022-11-22 삼성전자주식회사 클록 생성 회로 및 이를 포함하는 무선 통신 장치

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62179213A (ja) * 1986-02-03 1987-08-06 Matsushita Electric Ind Co Ltd 逓倍回路
JPH0268523U (enExample) * 1988-11-11 1990-05-24
JPH0786882A (ja) * 1993-09-17 1995-03-31 Mitsubishi Electric Corp 逓倍回路
JPH08204520A (ja) * 1995-01-30 1996-08-09 Sanyo Electric Co Ltd デューティ調整装置
JP2004157804A (ja) * 2002-11-07 2004-06-03 Oki Electric Ind Co Ltd クロックパルス生成回路
US20140340132A1 (en) * 2013-05-20 2014-11-20 Qualcomm Incorporated Method and apparatus for generating a reference signal for a fractional-n frequency synthesizer

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5828250A (en) * 1994-09-06 1998-10-27 Intel Corporation Differential delay line clock generator with feedback phase control
US5963071A (en) * 1998-01-22 1999-10-05 Nanoamp Solutions, Inc. Frequency doubler with adjustable duty cycle
JP3495311B2 (ja) 2000-03-24 2004-02-09 Ｎｅｃエレクトロニクス株式会社 クロック制御回路
US6480045B2 (en) * 2001-01-05 2002-11-12 Thomson Licensing S.A. Digital frequency multiplier
KR20040034985A (ko) * 2002-10-18 2004-04-29 엘지전자 주식회사 클럭신호 생성회로
KR100493046B1 (ko) * 2003-02-04 2005-06-07 삼성전자주식회사 클럭의 듀티 사이클을 조정할 수 있는 주파수 체배기 및체배방법
TW200427224A (en) * 2003-05-21 2004-12-01 Myson Century Inc Clock multiplier
US6967508B2 (en) * 2004-03-04 2005-11-22 Texas Instruments Incorporated Compact frequency doubler/multiplier circuitry
US7865756B2 (en) 2007-03-12 2011-01-04 Mosaid Technologies Incorporated Methods and apparatus for clock signal synchronization in a configuration of series-connected semiconductor devices
US7786780B2 (en) 2007-07-10 2010-08-31 Jennic Limited Clock doubler circuit and method
CN101378259A (zh) * 2007-08-31 2009-03-04 锐迪科微电子（上海）有限公司 相位选择可编程分频器
US7898309B1 (en) 2009-05-14 2011-03-01 Atheros Communications, Inc. Analog duty cycle correction loop for clocks
CN102664608B (zh) * 2010-12-28 2015-03-11 博通集成电路（上海）有限公司 频率倍增器及频率倍增的方法
CN102361453B (zh) 2011-08-15 2013-01-23 中国电子科技集团公司第二十四研究所 用于锁相环的高速占空比调节和双端转单端电路
TWI448081B (zh) 2012-01-20 2014-08-01 Nat Univ Chung Cheng All-digital clock correction circuit and method thereof
US8629708B2 (en) 2012-01-22 2014-01-14 International Business Machines Corporation High conversion gain high suppression balanced cascode frequency quadrupler
US8736329B1 (en) 2013-02-06 2014-05-27 Qualcomm Incorporated Systems and methods for providing duty cycle correction
EP2765474B1 (en) 2013-02-12 2015-05-20 Nxp B.V. Clock buffer
JP6465270B2 (ja) * 2014-07-23 2019-02-06 セイコーエプソン株式会社 周波数逓倍回路、電子機器及び移動体
US20160099729A1 (en) * 2014-10-02 2016-04-07 Qualcomm Incorporated Apparatus and method for quadrupling frequency of reference clock

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62179213A (ja) * 1986-02-03 1987-08-06 Matsushita Electric Ind Co Ltd 逓倍回路
JPH0268523U (enExample) * 1988-11-11 1990-05-24
JPH0786882A (ja) * 1993-09-17 1995-03-31 Mitsubishi Electric Corp 逓倍回路
JPH08204520A (ja) * 1995-01-30 1996-08-09 Sanyo Electric Co Ltd デューティ調整装置
JP2004157804A (ja) * 2002-11-07 2004-06-03 Oki Electric Ind Co Ltd クロックパルス生成回路
US20140340132A1 (en) * 2013-05-20 2014-11-20 Qualcomm Incorporated Method and apparatus for generating a reference signal for a fractional-n frequency synthesizer

Also Published As

Publication number Publication date
WO2016094196A1 (en) 2016-06-16
CN107005230B (zh) 2021-03-09
CN107005230A (zh) 2017-08-01
US20160164507A1 (en) 2016-06-09
US9490784B2 (en) 2016-11-08
EP3231089A1 (en) 2017-10-18

Similar Documents

Publication Publication Date Title
US11726513B2 (en) On-chip dual-supply multi-mode CMOS regulators
JP6328862B1 (ja) 電源電圧に対する感度が制御されるリング発振器アーキテクチャ
US9106234B2 (en) Programmable frequency divider for local oscillator generation
JP6437518B2 (ja) マルチ位相分周器（ｍｕｌｔｉ−ｐｈａｓｅｄｉｖｉｄｅｒ）と位相ロックループとを有する局所発振器（ｌｏ）ジェネレータ
WO2016130255A1 (en) A method to pre-charge crystal oscillators for fast start-up
CN107005230B (zh) 用于从单端晶体振荡器生成四倍参考时钟的装置和方法
US20160099729A1 (en) Apparatus and method for quadrupling frequency of reference clock
US9608569B2 (en) Linearizing scheme for baseband filter with active feedback
US9455716B2 (en) Reconfigurable fractional divider
US10534025B2 (en) Phase frequency detector linearization using switching supply

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20181108

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20181108

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20190925

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20191015

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20200602