JP2017503303A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2017503303A5 JP2017503303A5 JP2016544821A JP2016544821A JP2017503303A5 JP 2017503303 A5 JP2017503303 A5 JP 2017503303A5 JP 2016544821 A JP2016544821 A JP 2016544821A JP 2016544821 A JP2016544821 A JP 2016544821A JP 2017503303 A5 JP2017503303 A5 JP 2017503303A5
- Authority
- JP
- Japan
- Prior art keywords
- dram
- pin
- line
- back channel
- channel line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 claims 7
- 230000008878 coupling Effects 0.000 claims 3
- 238000010168 coupling process Methods 0.000 claims 3
- 238000005859 coupling reaction Methods 0.000 claims 3
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201461925299P | 2014-01-09 | 2014-01-09 | |
| US61/925,299 | 2014-01-09 | ||
| US14/591,056 | 2015-01-07 | ||
| US14/591,056 US9881656B2 (en) | 2014-01-09 | 2015-01-07 | Dynamic random access memory (DRAM) backchannel communication systems and methods |
| PCT/US2015/010583 WO2015105948A1 (en) | 2014-01-09 | 2015-01-08 | Dynamic random access memory (dram) backchannel communication systems and methods |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2017503303A JP2017503303A (ja) | 2017-01-26 |
| JP2017503303A5 true JP2017503303A5 (enExample) | 2018-02-08 |
Family
ID=53495711
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2016544821A Pending JP2017503303A (ja) | 2014-01-09 | 2015-01-08 | ダイナミックランダムアクセスメモリ（ｄｒａｍ）バックチャネル通信システムおよび方法 |
Country Status (10)
| Country | Link |
|---|---|
| US (2) | US9881656B2 (enExample) |
| EP (1) | EP3092568A1 (enExample) |
| JP (1) | JP2017503303A (enExample) |
| KR (1) | KR20160106096A (enExample) |
| CN (1) | CN105917312B (enExample) |
| AR (1) | AR099040A1 (enExample) |
| BR (1) | BR112016015961A2 (enExample) |
| CA (1) | CA2932653A1 (enExample) |
| TW (1) | TW201543498A (enExample) |
| WO (1) | WO2015105948A1 (enExample) |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| AR099040A1 (es) | 2014-01-09 | 2016-06-22 | Qualcomm Inc | Sistemas y métodos de comunicación de canal de retorno de la memoria dinámica de acceso aleatorio (dram) |
| US9728245B2 (en) | 2015-02-28 | 2017-08-08 | Intel Corporation | Precharging and refreshing banks in memory device with bank group architecture |
| US10783950B2 (en) * | 2015-09-02 | 2020-09-22 | Nvidia Corporation | Memory management systems and methods using a management communication bus |
| KR20190087893A (ko) | 2018-01-17 | 2019-07-25 | 삼성전자주식회사 | 클럭을 공유하는 반도체 패키지 및 전자 시스템 |
| US11036578B2 (en) | 2018-04-12 | 2021-06-15 | Samsung Electronics Co., Ltd. | Semiconductor memory devices and memory systems including the same |
| CN110729006B (zh) * | 2018-07-16 | 2022-07-05 | 超威半导体(上海)有限公司 | 存储器控制器中的刷新方案 |
| US10747613B2 (en) * | 2018-09-07 | 2020-08-18 | Toshiba Memory Corporation | Pooled frontline ECC decoders in memory systems |
| CN114556431B (zh) * | 2019-10-29 | 2025-05-27 | Oppo广东移动通信有限公司 | 增强现实的3d重建 |
| US11392299B2 (en) | 2019-12-20 | 2022-07-19 | Micron Technology, Inc. | Multi-purpose signaling for a memory system |
| US11360695B2 (en) | 2020-09-16 | 2022-06-14 | Micron Technology, Inc. | Apparatus with combinational access mechanism and methods for operating the same |
Family Cites Families (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57150227A (en) * | 1981-03-12 | 1982-09-17 | Nec Corp | Buffer circuit |
| CA2074307C (en) | 1991-07-29 | 1995-12-12 | Leslie J. Sell | Rope guide |
| JPH065069A (ja) * | 1992-06-18 | 1994-01-14 | Nec Corp | ダイナミック・ランダム・アクセス・メモリ |
| JP3376960B2 (ja) * | 1999-06-01 | 2003-02-17 | 日本電気株式会社 | 半導体記憶装置およびそれを用いたシステム |
| JP4069078B2 (ja) * | 2004-01-07 | 2008-03-26 | 松下電器産業株式会社 | Ｄｒａｍ制御装置およびｄｒａｍ制御方法 |
| US7627804B2 (en) | 2006-06-30 | 2009-12-01 | Intel Corporation | Memory device with speculative commands to memory core |
| US7937641B2 (en) | 2006-12-21 | 2011-05-03 | Smart Modular Technologies, Inc. | Memory modules with error detection and correction |
| KR101308047B1 (ko) | 2007-02-08 | 2013-09-12 | 삼성전자주식회사 | 메모리 시스템, 이 시스템을 위한 메모리, 및 이 메모리를위한 명령 디코딩 방법 |
| US8132074B2 (en) | 2007-11-19 | 2012-03-06 | Intel Corporation | Reliability, availability, and serviceability solutions for memory technology |
| US9158616B2 (en) | 2009-12-09 | 2015-10-13 | Intel Corporation | Method and system for error management in a memory device |
| US8392650B2 (en) * | 2010-04-01 | 2013-03-05 | Intel Corporation | Fast exit from self-refresh state of a memory device |
| US9432298B1 (en) * | 2011-12-09 | 2016-08-30 | P4tents1, LLC | System, method, and computer program product for improving memory systems |
| KR101873526B1 (ko) | 2011-06-09 | 2018-07-02 | 삼성전자주식회사 | 에러 정정회로를 구비한 온 칩 데이터 스크러빙 장치 및 방법 |
| KR101253199B1 (ko) * | 2011-07-25 | 2013-04-10 | 엘지전자 주식회사 | 조명 장치 |
| KR101962874B1 (ko) * | 2012-04-24 | 2019-03-27 | 삼성전자주식회사 | 메모리 장치, 메모리 컨트롤러, 메모리 시스템 및 이의 동작 방법 |
| AR099040A1 (es) | 2014-01-09 | 2016-06-22 | Qualcomm Inc | Sistemas y métodos de comunicación de canal de retorno de la memoria dinámica de acceso aleatorio (dram) |
-
2015
- 2015-01-07 AR ARP150100030A patent/AR099040A1/es unknown
- 2015-01-07 US US14/591,056 patent/US9881656B2/en active Active
- 2015-01-08 JP JP2016544821A patent/JP2017503303A/ja active Pending
- 2015-01-08 KR KR1020167020653A patent/KR20160106096A/ko not_active Withdrawn
- 2015-01-08 TW TW104100580A patent/TW201543498A/zh unknown
- 2015-01-08 BR BR112016015961A patent/BR112016015961A2/pt not_active IP Right Cessation
- 2015-01-08 WO PCT/US2015/010583 patent/WO2015105948A1/en not_active Ceased
- 2015-01-08 CN CN201580004085.3A patent/CN105917312B/zh active Active
- 2015-01-08 EP EP15701617.1A patent/EP3092568A1/en not_active Withdrawn
- 2015-01-08 CA CA2932653A patent/CA2932653A1/en not_active Abandoned
-
2017
- 2017-12-20 US US15/849,463 patent/US10224081B2/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2017503303A5 (enExample) | ||
| KR101619363B1 (ko) | 행 해머 리프레시 명령 | |
| WO2016168602A3 (en) | Systems and methods to calibrate dram refresh according to temperature and number of errors | |
| TWI721003B (zh) | 記憶體裝置及用於記憶體管理的系統 | |
| CN107528682B (zh) | 参考信号的发送方法及装置 | |
| US10621119B2 (en) | Asynchronous communication protocol compatible with synchronous DDR protocol | |
| DE102020104367A1 (de) | Refresh-befehlssteuerung für eine hostunterstützung einer rowhammer-mitigation | |
| US20140095780A1 (en) | Distributed row hammer tracking | |
| TW201612753A (en) | In-memory lightweight coherency | |
| US20180096719A1 (en) | Staggering initiation of refresh in a group of memory devices | |
| US10224081B2 (en) | Dynamic random access memory (DRAM) backchannel communication systems and methods | |
| EP4242821A3 (en) | Distributed transactions with token-associated execution | |
| AR095296A1 (es) | Sistemas y métodos para optimizar la colocación de medios originados en datos | |
| TW201612755A (en) | Hybrid memory cube system interconnect directory-based cache coherence methodology | |
| SG11201910712RA (en) | Double data rate synchronous dynamic random access memory ("ddr sdram") data strobe signal calibration | |
| BR112018076522A8 (pt) | Sistema e método para intercalação de canal de memória de módulo ímpar | |
| US20140354311A1 (en) | Integrated circuit chip and multi-chip system including the same | |
| TW200518095A (en) | Dynamic random access memory with smart refresh scheduler | |
| US9530468B2 (en) | Method, apparatus and system to manage implicit pre-charge command signaling | |
| TW200712888A (en) | Arbitration for memory device with commands | |
| TWI494763B (zh) | 分時緩衝器存取系統及記憶體控制器 | |
| JP2018508871A5 (enExample) | ||
| WO2015086847A3 (fr) | Systeme et procede de gestion de l'usure d'une memoire electronique | |
| JP2013041657A5 (enExample) | ||
| TW200715122A (en) | Arbitration scheme for shared memory device |