JP2017041561A - 半導体装置 - Google Patents

半導体装置 Download PDF

Info

Publication number
JP2017041561A
JP2017041561A JP2015163055A JP2015163055A JP2017041561A JP 2017041561 A JP2017041561 A JP 2017041561A JP 2015163055 A JP2015163055 A JP 2015163055A JP 2015163055 A JP2015163055 A JP 2015163055A JP 2017041561 A JP2017041561 A JP 2017041561A
Authority
JP
Japan
Prior art keywords
package
semiconductor device
transparent
cap
light
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2015163055A
Other languages
English (en)
Other versions
JP6477355B2 (ja
Inventor
剛 細見
Go Hosomi
剛 細見
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP2015163055A priority Critical patent/JP6477355B2/ja
Priority to US15/132,302 priority patent/US9711460B2/en
Priority to TW105112228A priority patent/TWI671868B/zh
Priority to CN201610694218.0A priority patent/CN106469686B/zh
Publication of JP2017041561A publication Critical patent/JP2017041561A/ja
Application granted granted Critical
Publication of JP6477355B2 publication Critical patent/JP6477355B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/544Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/06Containers; Seals characterised by the material of the container or its electrical properties
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/66High-frequency adaptations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544Marks applied to semiconductor devices or parts
    • H01L2223/54426Marks applied to semiconductor devices or parts for alignment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544Marks applied to semiconductor devices or parts
    • H01L2223/54433Marks applied to semiconductor devices or parts containing identification or tracking information
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544Marks applied to semiconductor devices or parts
    • H01L2223/54473Marks applied to semiconductor devices or parts for use after dicing
    • H01L2223/54486Located on package parts, e.g. encapsulation, leads, package substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64Impedance arrangements
    • H01L2223/66High-frequency adaptations
    • H01L2223/6644Packaging aspects of high-frequency amplifiers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64Impedance arrangements
    • H01L2223/66High-frequency adaptations
    • H01L2223/6683High-frequency adaptations for monolithic microwave integrated circuit [MMIC]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29111Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29144Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/2919Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199Material of the matrix
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298Fillers
    • H01L2224/29299Base material
    • H01L2224/293Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29339Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85401Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/85411Tin (Sn) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85439Silver (Ag) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85444Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16195Flat cap [not enclosing an internal cavity]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3025Electromagnetic shielding

Abstract

【課題】パッケージの封止後に内部を観察可能にしつつ、パッケージの外観を容易に認識できる半導体装置を得る。【解決手段】半導体装置は、電子部品3を有する半導体チップ2と、半導体チップ2を封止するパッケージ1とを備える。パッケージ1は、可視光に対して不透明であって近赤外光又は近紫外光に対して透明な透明部5を有する。透明部5は電子部品3が外部から近赤外光又は近紫外光により観察可能となるような位置に配置される。【選択図】図1

Description

本発明は、パッケージの封止後に内部を観察可能にしつつ、パッケージの外観を容易に認識できる半導体装置に関する。
トランジスタ、ダイオード又はICなどの半導体チップを、金属、セラミックス又は樹脂などで構成されるパッケージ内に収納した半導体装置は様々な電子機器に用いられてきている。この半導体装置ではパッケージ内部に異物が混入すると、出荷前の電気特性検査では異常は見られずとも、出荷後に使用されている間に異物が変形したり成分の一部が半導体チップを劣化させたりすることで半導体装置の電気特性に異常を引き起こす場合がある。そこで、組み立ての際にパッケージ内及び半導体チップ上を光学顕微鏡により観察し異物混入を検査している。しかし、パッケージ内部の異物検査後から封止までの間に異物が混入する場合があり、封止後の電気特性検査の時点で電気特性に異常を及ぼしていない異物混入品を検出できなかった。これに対し、封止されたICを容易に視認できる透明なパッケージを用いた半導体装置が提案されている(例えば、特許文献1参照)。
特開2002−881号公報
パッケージ上には、電極の方向、製品名及び製造番号などを示すマークが印字される。しかし、可視光に対して透明なパッケージを用いる場合、パッケージ上に印字されたマークと、パッケージを透けて見える内部構造とが重なって、マークが読みとり難い。また、外観検査でパッケージ表面の傷が検出し難くなる。
本発明は、上述のような課題を解決するためになされたもので、その目的はパッケージの封止後に内部を観察可能にしつつ、パッケージの外観を容易に認識できる半導体装置を得るものである。
本発明に係る半導体装置は、電子部品を有する半導体チップと、前記半導体チップを封止するパッケージとを備え、前記パッケージは、可視光に対して不透明であって近赤外光又は近紫外光に対して透明な透明部を有し、前記透明部は前記電子部品が外部から前記近赤外光又は前記近紫外光により観察可能となるような位置に配置されることを特徴とする。
本発明ではパッケージの透明部は可視光に対して不透明であるため、パッケージの外観を容易に認識できる。また、透明部が近赤外光又は近紫外光に対して透明であるため、パッケージの封止後に内部を近赤外光又は近紫外光により観察可能である。
本発明の実施の形態1に係る半導体装置を示す断面図である。 本発明の実施の形態1に係るキャップを示す断面図である。 本発明の実施の形態2に係る半導体装置を示す断面図である。
本発明の実施の形態に係る半導体装置について図面を参照して説明する。同じ又は対応する構成要素には同じ符号を付し、説明の繰り返しを省略する場合がある。
実施の形態1.
図1は、本発明の実施の形態1に係る半導体装置を示す断面図である。この半導体装置は受光デバイス及び発光デバイスの何れでもなく、例えば、マイクロ波通信用高周波信号増幅デバイス、スイッチングデバイス、発振器、及びMMIC(Monolithic Microwave Integrated Circuit)などである。従って、通常のデバイスの機能としては透明なパッケージを必要としない。
パッケージ1が半導体チップ2を封止する。半導体チップ2の上面にはトランジスタ、ダイオード又は電気回路などの電子部品3が形成されている。パッケージ1は、パッケージ本体4と、キャップ5とを有する。
パッケージ本体4は、セラミックスや樹脂などのパッケージ主材6と、電気配線7とを有する。半導体チップ2の裏面が銀ペースト、金錫はんだ又はエポキシ樹脂などのダイボンド材8によりパッケージ本体4に固定されている。電気配線7は、銅、鉄又はニッケルなどの合金に金、銀又は錫などをメッキしたものであり、パッケージ内部のパッド部と、パッケージ外部に引き出された電極部とを有する。半導体チップ2の電子部品3とパッケージ1の電気配線7のパッド部が金合金又は銅合金などの金属細線9で接続されている。なお、パッケージ1内には抵抗又はキャパシタなど半導体チップ2以外の電子部品を収納してもよい。
キャップ5はエポキシ樹脂などの接着剤10によりパッケージ本体4に固定され、パッケージ本体4の主面(図1において上面)全体を覆うように構成されている。キャップ5は、可視光(波長380nm〜780nm)に対して不透明であって近赤外光(波長800nm〜2500nm)又は近紫外光(波長200nm〜380nm)に対して透明な透明部である。このため、キャップ5を介してパッケージ1の外側からパッケージ1内の半導体チップ2の電子部品3を観察可能である。本実施の形態では、パッケージ本体4の上面を覆うキャップ5全体が透明部として構成されることで、半導体装置の上面全体が透明部として形成されている。なお、キャップ5は半導体装置の上面全体を覆うことは必ずしも必須ではなく、パッケージ本体4の外形の方が大きくキャップ5がパッケージ本体4の上面の一部を覆うように構成することとしてもよい。さらに、キャップ5はパッケージ本体4の上面だけではなく、側面を覆うことしてもよいし、上面と側面の双方を覆うこととしても構わない。
キャップ5は、例えば、有機色素や無機顔料などを用いた可視光を吸収する可視光吸収材を、透明なエポキシ樹脂や含フッ素化ポリイミドなどの透明基材に混合し硬化させて作製する。
封止された半導体装置に対して照明として近赤外光の光源(例えば波長890nmの赤外線LED)を用い赤外線カメラで観察して異物検査を行った後、キャップ5上に電極の方向、製品名又は製造番号などを示すマーク11を印字する。
本実施の形態ではパッケージ1のキャップ5が可視光に対して不透明であるため、目視や可視光の画像認識によりマーク11又は傷などのパッケージ1の外観を容易に認識できる。また、キャップ5は近赤外光又は近紫外光に対して透明であるため、パッケージ1の封止後に内部を近赤外光又は近紫外光により観察可能である。従って、封止後の半導体装置内部の異物検査を行うことができる。また、異物検査だけでなく、半導体チップ2が位置ズレしたり割れたりしていないか、配線が曲がっていないか、などの検査も行うことができる。
図2は、本発明の実施の形態1に係るキャップを示す断面図である。キャップ5は、透明樹脂又はガラスの基材12と、その下面に蒸着やスパッタリングで形成された酸化インジウムスズや酸化亜鉛などの透明導電膜13と、基材12の上面にコーティングされた可視光吸収材の膜14とを有する。透明導電膜13により、外部から半導体装置内に侵入しようとするマイクロ波又はミリ波といった電磁波がシールドされる。従って、外来の電磁波が半導体装置に侵入して動作に影響を与えるのを抑制でき、例えば出力信号の雑音を低減することができる。
また、キャップ5をパッケージ本体4に固定する接着剤10として、キャップ5が透明性を示す紫外線で硬化される紫外線硬化樹脂を用いることができる。この場合、パッケージ本体4上に紫外線硬化樹脂とキャップ5を置いた後、キャップ5上方より紫外線を照射して紫外線硬化樹脂を硬化させキャップ5を固定する。これにより、加熱を行うことなく、キャップ5を固定することができる。従って、熱硬化樹脂を使用する場合に比べて低温かつ短時間で封止を完了させることができる。そのため、熱に弱い材料を使用することができ、製造工程のエネルギー消費を削減することもできる。
紫外線硬化樹脂は一般にモノマー、オリゴマー又は光重合開始剤とその他の添加剤で構成される。光を照射されると光重合開始剤がイオンを発生してそのイオンがモノマー又はオリゴマーと重合し、一般に熱硬化樹脂に比べて低温かつ短時間で硬化する。紫外線硬化樹脂にはアクリル系樹脂、エポキシ系樹脂又はシリコーン系樹脂等などがあり容易に市場(スリーボンド製、日立化成製、その他など)から入手できる。なお、接着剤10として紫外線硬化樹脂に限らず、キャップ5が透明性を示す近赤外光又は近紫外光で硬化される光硬化接着剤を用いることができる。
また、半導体チップ2の側方のパッケージ本体4を透明部としてもよい。この場合は、側方からパッケージ1内部を観察することにより、異物検査の他に、半導体チップ2とパッケージ1の電気配線7を接続する金属細線9の高さ方向の形状や、半導体チップ2の傾きを検査することができる。または、半導体チップ2の下方のパッケージ本体4を透明部としてもよい。この場合は、ダイボンド材8で固定している半導体チップ2の裏面に異物を挟んでいないかを検査することができる。すなわち、透明部は検査対象の電子部品を外部から観察可能となるように配置すればよく、半導体装置の上面、下面、又は側面の少なくとも何れか1つの面全体を透明部として構成することやキャップ5全体を透明部として構成することがより好ましい。
また、キャップ5は、透明の樹脂又はガラスの基材表面に可視光吸収材を塗布などでコーティングして作製してもよい。また、可視光非透過フィルタを市場(HOYA製、シグマ光機製、その他)から入手してキャップ5に適用することもできる。
また、近赤外光の波長で透明なキャップ5の材料として、1μm以下の波長では不透明で1.2〜6μmの波長では透明という特性を持つ単結晶シリコンを用いてもよい。この場合、異物検査の光源に波長1300〜1600nmの赤外線LEDなどを用いてパッケージ1内を検査することができる。
実施の形態2.
図3は、本発明の実施の形態2に係る半導体装置を示す断面図である。本実施の形態のパッケージ1は、半導体チップ2、電気配線7及び金属細線9を封止樹脂15でモールド成形により覆い固めたものである。封止樹脂15は、可視光吸収材と透明樹脂を混合したものであり、可視光に対して不透明であって近赤外光又は近紫外光に対して透明な透明部である。この構成でも実施の形態1と同様の効果を得ることができる。
1 パッケージ、2 半導体チップ、3 電子部品、4 パッケージ本体、5 キャップ(透明部)、10 接着剤、11 マーク、15 封止樹脂(透明部)

Claims (5)

  1. 電子部品を有する半導体チップと、
    前記半導体チップを封止するパッケージとを備え、
    前記パッケージは、可視光に対して不透明であって近赤外光又は近紫外光に対して透明な透明部を有し、
    前記透明部は前記電子部品が外部から前記近赤外光又は前記近紫外光により観察可能となるような位置に配置されることを特徴とする半導体装置。
  2. 前記透明部にマークが印字されていることを特徴とする請求項1に記載の半導体装置。
  3. 前記透明部の少なくとも一部が導電性を有することを特徴とする請求項1又は2に記載の半導体装置。
  4. 前記パッケージは、パッケージ本体と、前記パッケージ本体の少なくとも上面の一部を覆うとともに前記透明部であるキャップとを有し、
    前記キャップは、前記キャップが透明性を示す前記近赤外光又は前記近紫外光で硬化される光硬化接着剤により前記パッケージ本体に固定されていることを特徴とする請求項1〜3の何れか1項に記載の半導体装置。
  5. 前記半導体装置は、マイクロ波通信用高周波信号増幅デバイス、スイッチングデバイス、発振器、及びMMICの何れか1つであることを特徴とする請求項1〜4の何れか1項に記載の半導体装置。
JP2015163055A 2015-08-20 2015-08-20 半導体装置 Active JP6477355B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2015163055A JP6477355B2 (ja) 2015-08-20 2015-08-20 半導体装置
US15/132,302 US9711460B2 (en) 2015-08-20 2016-04-19 Semiconductor device
TW105112228A TWI671868B (zh) 2015-08-20 2016-04-20 半導體裝置
CN201610694218.0A CN106469686B (zh) 2015-08-20 2016-08-19 半导体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2015163055A JP6477355B2 (ja) 2015-08-20 2015-08-20 半導体装置

Publications (2)

Publication Number Publication Date
JP2017041561A true JP2017041561A (ja) 2017-02-23
JP6477355B2 JP6477355B2 (ja) 2019-03-06

Family

ID=58157817

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015163055A Active JP6477355B2 (ja) 2015-08-20 2015-08-20 半導体装置

Country Status (4)

Country Link
US (1) US9711460B2 (ja)
JP (1) JP6477355B2 (ja)
CN (1) CN106469686B (ja)
TW (1) TWI671868B (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7417029B2 (ja) 2018-12-14 2024-01-18 日亜化学工業株式会社 発光装置及びその製造方法

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10535812B2 (en) * 2017-09-04 2020-01-14 Rohm Co., Ltd. Semiconductor device

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61162515A (ja) * 1985-01-11 1986-07-23 Nec Corp 樹脂組成物及びそれを用いた樹脂封止型半導体装置
JP2007234763A (ja) * 2006-02-28 2007-09-13 Sharp Corp 半導体装置およびその製造方法

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3035021B2 (ja) * 1991-08-29 2000-04-17 株式会社リコー 液晶表示素子およびその製造方法
JP2000157702A (ja) 1998-11-24 2000-06-13 Sanyo Bussan:Kk 遊技機制御用icパッケージ
JP2000254318A (ja) 1999-03-05 2000-09-19 Sankyo Kk 遊技機
JP2002000881A (ja) 2000-06-26 2002-01-08 Toyomaru Industry Co Ltd 遊技機
TW480684B (en) 2001-04-13 2002-03-21 Taiwan Electronic Packaging Co Package of IC chip
US7807972B2 (en) * 2005-01-26 2010-10-05 Analog Devices, Inc. Radiation sensor with cap and optical elements
JP5842118B2 (ja) * 2010-06-24 2016-01-13 パナソニックIpマネジメント株式会社 赤外線センサ
US20130050228A1 (en) 2011-08-30 2013-02-28 Qualcomm Mems Technologies, Inc. Glass as a substrate material and a final package for mems and ic devices
US20130293482A1 (en) * 2012-05-04 2013-11-07 Qualcomm Mems Technologies, Inc. Transparent through-glass via
US9161449B2 (en) * 2013-10-29 2015-10-13 Lite-On Technology Corporation Image sensor module having flat material between circuit board and image sensing chip

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61162515A (ja) * 1985-01-11 1986-07-23 Nec Corp 樹脂組成物及びそれを用いた樹脂封止型半導体装置
JP2007234763A (ja) * 2006-02-28 2007-09-13 Sharp Corp 半導体装置およびその製造方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7417029B2 (ja) 2018-12-14 2024-01-18 日亜化学工業株式会社 発光装置及びその製造方法

Also Published As

Publication number Publication date
TWI671868B (zh) 2019-09-11
CN106469686A (zh) 2017-03-01
US20170053877A1 (en) 2017-02-23
JP6477355B2 (ja) 2019-03-06
TW201709436A (zh) 2017-03-01
CN106469686B (zh) 2019-05-14
US9711460B2 (en) 2017-07-18

Similar Documents

Publication Publication Date Title
US8946664B2 (en) Optical sensor device having wiring pattern within cavity housing optical sensor element
JP7339164B2 (ja) Ledデバイス、及び該ledデバイスを含む発光装置
JP5340157B2 (ja) オプトエレクロニクスデバイスのためのハウジング、オプトエレクトロニスクデバイスおよびオプトエレクロニクスデバイスのためのハウジングを製造する方法
US9105771B2 (en) Method for producing at least one optoelectronic semiconductor component
TWI521671B (zh) The package structure of the optical module
US20170047487A1 (en) Optoelectronic modules having features for reducing the visual impact of interior components
JP2011043433A (ja) 光学式測距センサ、および、それを搭載した電子機器
JP6477355B2 (ja) 半導体装置
TWI578491B (zh) 光學感應裝置及光學裝置的製造方法
TWI606571B (zh) 光學感應裝置
JP2017098571A (ja) 光源一体型光センサ
KR101457500B1 (ko) 근접 조도 센서의 제작 방법
US10396111B2 (en) Package for an optical sensor, optical sensor arrangement and method of producing a package for an optical sensor
JP2015060869A (ja) 光結合装置
JP2008235939A (ja) 半導体装置
TWI528512B (zh) Chip package structure and process
CN112216599A (zh) 多次光固化一次蚀刻形成光学挡墙的方法及光学挡墙结构
KR102195081B1 (ko) 지문인식 센서 패키지
KR102277242B1 (ko) Pcb와 구리 합금 기판을 일체화하여 멀티칩 어레이 적용이 가능한 광센서용 기판장치
JP2005072463A (ja) 半導体装置
JP2011193033A (ja) 赤外線データ通信モジュール
JP5908627B2 (ja) 光センサ装置
TWM486862U (zh) 光電元件之封裝體
TW202045967A (zh) 以多次光固化一次蝕刻形成光學擋牆的方法
KR20060069368A (ko) 접촉 이미지 캡쳐 구조

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20180202

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20181002

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20180928

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20181031

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20190108

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20190121

R150 Certificate of patent or registration of utility model

Ref document number: 6477355

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250