JP2016536865A5 - - Google Patents

Download PDF

Info

Publication number
JP2016536865A5
JP2016536865A5 JP2016521783A JP2016521783A JP2016536865A5 JP 2016536865 A5 JP2016536865 A5 JP 2016536865A5 JP 2016521783 A JP2016521783 A JP 2016521783A JP 2016521783 A JP2016521783 A JP 2016521783A JP 2016536865 A5 JP2016536865 A5 JP 2016536865A5
Authority
JP
Japan
Prior art keywords
delay
value
elements
fine
coarse
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2016521783A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016536865A (ja
JP6673823B2 (ja
Filing date
Publication date
Priority claimed from US14/048,238 external-priority patent/US9024670B2/en
Application filed filed Critical
Publication of JP2016536865A publication Critical patent/JP2016536865A/ja
Publication of JP2016536865A5 publication Critical patent/JP2016536865A5/ja
Application granted granted Critical
Publication of JP6673823B2 publication Critical patent/JP6673823B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2016521783A 2013-10-08 2014-09-29 回路入出力タイミングを制御するための方法及びシステム Active JP6673823B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/048,238 2013-10-08
US14/048,238 US9024670B2 (en) 2013-10-08 2013-10-08 System and method for controlling circuit input-output timing
PCT/US2014/057974 WO2015053968A1 (en) 2013-10-08 2014-09-29 Method and system for controlling circuit input-output timing

Publications (3)

Publication Number Publication Date
JP2016536865A JP2016536865A (ja) 2016-11-24
JP2016536865A5 true JP2016536865A5 (enExample) 2017-11-02
JP6673823B2 JP6673823B2 (ja) 2020-03-25

Family

ID=52776465

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016521783A Active JP6673823B2 (ja) 2013-10-08 2014-09-29 回路入出力タイミングを制御するための方法及びシステム

Country Status (5)

Country Link
US (1) US9024670B2 (enExample)
EP (1) EP3055781A4 (enExample)
JP (1) JP6673823B2 (enExample)
CN (1) CN105814551B (enExample)
WO (1) WO2015053968A1 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10305485B2 (en) * 2015-09-02 2019-05-28 Nec Corporation Programmable logic integrated circuit, semiconductor device, and characterization method
CN105429613B (zh) * 2015-10-28 2018-09-11 北京农业智能装备技术研究中心 一种同步多路脉冲产生系统及方法
CN108228919A (zh) * 2016-12-09 2018-06-29 厦门紫光展锐科技有限公司 一种集成电路接口的时序生成方法及装置
US10587253B1 (en) 2018-11-29 2020-03-10 Qualcomm Incorporated Ring oscillator-based programmable delay line
CN111221752B (zh) * 2020-01-02 2021-07-23 飞腾信息技术有限公司 一种soc中模块接口时序的优化方法
US11474964B2 (en) * 2020-10-28 2022-10-18 Moxa Inc. Configurable input/output device and operation method thereof
US11835580B2 (en) * 2020-12-01 2023-12-05 Mediatek Singapore Pte. Ltd. Circuit and method to measure simulation to silicon timing correlation
CN118282372B (zh) * 2024-06-03 2024-08-09 上海泰矽微电子有限公司 一种多开关控制电路及芯片

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1124785A (ja) * 1997-07-04 1999-01-29 Hitachi Ltd 半導体集積回路装置と半導体メモリシステム
DE19845115C2 (de) * 1998-09-30 2000-08-31 Siemens Ag Integrierte Schaltung mit einer einstellbaren Verzögerungseinheit
US6421784B1 (en) * 1999-03-05 2002-07-16 International Business Machines Corporation Programmable delay circuit having a fine delay element selectively receives input signal and output signal of coarse delay element
US6445231B1 (en) * 2000-06-01 2002-09-03 Micron Technology, Inc. Digital dual-loop DLL design using coarse and fine loops
US7283917B2 (en) * 2001-12-12 2007-10-16 Alcatel Canada Inc. System and method for calibrating an adjustable delay time for a delay module
US6727740B2 (en) * 2002-08-29 2004-04-27 Micron Technology, Inc. Synchronous mirror delay (SMD) circuit and method including a ring oscillator for timing coarse and fine delay intervals
US7034596B2 (en) * 2003-02-11 2006-04-25 Lattice Semiconductor Corporation Adaptive input logic for phase adjustments
US7042296B2 (en) * 2003-09-25 2006-05-09 Lsi Logic Corporation Digital programmable delay scheme to continuously calibrate and track delay over process, voltage and temperature
JP2005184196A (ja) * 2003-12-17 2005-07-07 Seiko Epson Corp 遅延調整回路、集積回路装置、及び遅延調整方法
US7126399B1 (en) * 2004-05-27 2006-10-24 Altera Corporation Memory interface phase-shift circuitry to support multiple frequency ranges
JP5377843B2 (ja) * 2007-09-13 2013-12-25 ピーエスフォー ルクスコ エスエイアールエル タイミング制御回路及び半導体記憶装置
KR101290764B1 (ko) * 2007-10-24 2013-07-30 삼성전자주식회사 고속동작에 적합한 입력 회로를 갖는 반도체 메모리 장치
US7639054B1 (en) * 2008-01-16 2009-12-29 Altera Corporation Techniques for generating programmable delays
JP5410075B2 (ja) * 2008-11-11 2014-02-05 ルネサスエレクトロニクス株式会社 半導体集積回路装置および遅延路の制御方法
US8564345B2 (en) 2011-04-01 2013-10-22 Intel Corporation Digitally controlled delay lines with fine grain and coarse grain delay elements, and methods and systems to adjust in fine grain increments

Similar Documents

Publication Publication Date Title
JP2016536865A5 (enExample)
JP6673823B2 (ja) 回路入出力タイミングを制御するための方法及びシステム
US9483442B2 (en) Matrix operation apparatus
JP6756965B2 (ja) 半導体装置及び半導体装置の制御方法
CN103093833A (zh) 半导体器件、具有半导体器件的半导体系统及其操作方法
US9093412B2 (en) Apparatus and method for testing pad capacitance
JP2017523383A (ja) 電源モニタを用いた電源の較正
US9664737B2 (en) Method for providing an on-chip variation determination and integrated circuit utilizing the same
US9916888B1 (en) System for measuring access time of memory
TW201243364A (en) Device measurement circuit and method thereof
US20160109860A1 (en) Device And Method For Determining Timing Of A Measured Signal
JP6270326B2 (ja) 半導体装置及び測定方法
KR20150002129A (ko) 반도체 장치, 그를 포함하는 반도체 시스템 및 그 반도체 시스템의 테스트 방법
US10720223B2 (en) Memory device with internal measurement of functional parameters
KR102801551B1 (ko) 복수의 클럭 경로를 포함하는 반도체 장치 및 시스템
US9768762B2 (en) Integrated circuit and method of testing
US9197212B2 (en) Apparatus and method for correcting output signal of FPGA-based memory test device
US9651969B2 (en) Adaptive voltage scaling using analytical models for interconnect delay
US9488530B2 (en) Time-domain temperature sensing system with a digital output and method thereof
TWI432757B (zh) 運用於高速輸出入埠上的內建自測試電路
CN103247346B (zh) 延迟线结构的量测初始化路径以及执行量测初始化的方法
JP2015184181A5 (enExample)
JP5899283B2 (ja) メモリテスト同時判定システム
KR20100103145A (ko) 반도체 메모리 장치의 초기화 회로
KR20140080323A (ko) 집적회로