JP2016534580A - 薄膜トランジスタ配列基板の製造方法 - Google Patents
薄膜トランジスタ配列基板の製造方法 Download PDFInfo
- Publication number
- JP2016534580A JP2016534580A JP2016543288A JP2016543288A JP2016534580A JP 2016534580 A JP2016534580 A JP 2016534580A JP 2016543288 A JP2016543288 A JP 2016543288A JP 2016543288 A JP2016543288 A JP 2016543288A JP 2016534580 A JP2016534580 A JP 2016534580A
- Authority
- JP
- Japan
- Prior art keywords
- thin film
- resist pattern
- film transistor
- layer
- array substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 125
- 239000010409 thin film Substances 0.000 title claims abstract description 114
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 77
- 238000000034 method Methods 0.000 title claims abstract description 50
- 230000008569 process Effects 0.000 claims abstract description 21
- 239000010410 layer Substances 0.000 claims description 137
- 229910052751 metal Inorganic materials 0.000 claims description 58
- 239000002184 metal Substances 0.000 claims description 58
- 239000011241 protective layer Substances 0.000 claims description 38
- 239000004065 semiconductor Substances 0.000 claims description 32
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 30
- 238000005530 etching Methods 0.000 claims description 25
- 238000011161 development Methods 0.000 claims description 16
- 235000012239 silicon dioxide Nutrition 0.000 claims description 15
- 239000000377 silicon dioxide Substances 0.000 claims description 15
- 238000001312 dry etching Methods 0.000 claims description 10
- 239000011521 glass Substances 0.000 claims description 8
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 5
- 238000000059 patterning Methods 0.000 claims description 5
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 5
- 238000001039 wet etching Methods 0.000 claims description 5
- 238000010030 laminating Methods 0.000 claims description 2
- 239000004973 liquid crystal related substance Substances 0.000 abstract description 18
- 230000004044 response Effects 0.000 abstract description 9
- 230000018109 developmental process Effects 0.000 description 10
- 229910021417 amorphous silicon Inorganic materials 0.000 description 4
- 230000006872 improvement Effects 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 229920005591 polysilicon Polymers 0.000 description 3
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 230000005855 radiation Effects 0.000 description 2
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 239000002800 charge carrier Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 239000011787 zinc oxide Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66969—Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02565—Oxide semiconducting materials not being Group 12/16 materials, e.g. ternary compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
- H01L21/44—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/38 - H01L21/428
- H01L21/441—Deposition of conductive or insulating materials for electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
- H01L21/46—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428
- H01L21/461—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/469—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After-treatment of these layers
- H01L21/4757—After-treatment
- H01L21/47573—Etching the layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
- H01L21/46—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428
- H01L21/477—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
- H01L27/1225—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/1262—Multistep manufacturing methods with a particular formation, treatment or coating of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/1288—Multistep manufacturing methods employing particular masking sequences or specially adapted masks, e.g. half-tone mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/24—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only semiconductor materials not provided for in groups H01L29/16, H01L29/18, H01L29/20, H01L29/22
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41733—Source or drain electrodes for field effect devices for thin film transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Thin Film Transistor (AREA)
- Liquid Crystal (AREA)
Abstract
Description
2 工程2
3 工程3
4 工程4
5 工程5
6 工程6
7 工程7
8 工程8
9 工程9
21 基板
22 緩衝層
23 酸化物半導体薄膜
24 第一金属層
25 第一レジストパターン
26 第一部分
27 第二部分(図3)
27 ソース(図6・図7)
28 ドレイン
31 絶縁層
32 第二金属層
33 ゲート
34 保護層
35 第二レジストパターン
36 第三部分
37 第四部分
41 接触孔
42 透明導電層
Claims (15)
- 薄膜トランジスタ配列基板の製造方法であって、
前記薄膜トランジスタ配列基板はトップゲート型であり、
前記薄膜トランジスタ配列基板の製造方法は、以下の工程を含み、
工程1では、基板を用意し、
工程2では、前記基板上に順に緩衝層・酸化物半導体薄膜・第一金属層を積層して形成し、
工程3では、前記第一金属層上に第一レジスト層を形成するとともに、前記第一レジスト層をパターン化して所定の位置に第一レジストパターンを形成し、
前記第一レジストパターンは、酸化物半導体薄膜のチャネルエリアと対応する第一部分、及び第二部分からなるとともに、前記第一レジストパターンにおける第二部分の厚さは、第一部分の厚さよりも厚く、
工程4では、第一レジストパターンに覆われていない領域の第一金属層及び酸化物半導体薄膜をエッチングするとともに、第一レジストパターンの第一部分を除去することで第一金属層を露出させ、且つ第一レジストパターンの第二部分をマスクとして第一金属層をエッチングすることで酸化物半導体薄膜を露出させた後、第一レジストパターンを剥離して、第一金属層にソース及びドレインを形成し、
工程5では、基板上に、順に絶縁層及び第二金属層を積層するとともに、第二金属層をパターン化してゲートを形成することを特徴とする、薄膜トランジスタ配列基板の製造方法。 - 更に、前記薄膜トランジスタ配列基板の製造方法は、以下の工程を含み、
前記工程5の後の工程6では、前記基板上に保護層を積層するとともに、前記保護層上に第二レジスト層を形成して、前記第二レジスト層をパターン化することで所定の位置に第二レジストパターンを形成し、
前記第二レジストパターンは、ドレインの一側及び一部のドレイン上方に位置する第三部分と、ドレインの他側及び一部のドレイン上方に位置する第四部分とからなるとともに、第二レジストパターンの第三部分と第四部分の間には凹部が形成され、
前記工程6の後の工程7では、第二レジストパターンに覆われていない保護層及び前記部分の保護層と対応する絶縁層をエッチングしてドレインを露出させることで、接触孔を形成し、且つ第二レジストパターンの第三部分を除去し、
前記工程7の後の工程8では、前記基板上に透明導電層を積層するとともに、レジスト剥離を通して第二レジストパターンの第四部分及びその上の透明導電層を剥離することを特徴とする、請求項1に記載の薄膜トランジスタ配列基板の製造方法。 - 更に、前記薄膜トランジスタ配列基板の製造方法は、工程8の後の工程9を含み、
前記工程9では、前記基板に対してアニール処理を行って、薄膜トランジスタ配列基板の製造を完了することを特徴とする、請求項2に記載の薄膜トランジスタ配列基板の製造方法。 - 更に、前記基板は、ガラス基板であり、
前記緩衝層は、二酸化ケイ素の積層によって形成され、
前記酸化物半導体薄膜は、IGZO(イグゾー)薄膜であることを特徴とする、請求項1に記載の薄膜トランジスタ配列基板の製造方法。 - 更に、前記工程3において、第一レジストパターンは、グレースケール・マスク・露光・現像を通して形成されることを特徴とする、請求項1に記載の薄膜トランジスタ配列基板の製造方法。
- 更に、前記工程4では、ドライエッチング方式を用いるとともに第一レジストパターンの第二部分をマスクとして第一金属層をエッチングし、
且つ、前記工程4における第一レジストパターンの剥離は、第一レジストパターンの第二部分の剥離であることを特徴とする、請求項1に記載の薄膜トランジスタ配列基板の製造方法。 - 更に、前記工程5において、絶縁層は、二酸化ケイ素の積層によって形成され、
また、工程5において、第二金属層には、露光・現像・エッチング・レジスト剥離の工程を通してゲートが形成されることを特徴とする、請求項1に記載の薄膜トランジスタ配列基板の製造方法。 - 更に、前記エッチングは、ウエットエッチングであることを特徴とする、請求項7に記載の薄膜トランジスタ配列基板の製造方法。
- 更に、前記工程6において、保護層は、二酸化ケイ素或は窒化ケイ素の積層によって形成され、
前記第二レジストパターンは、グレースケール・マスク・露光・現像を通して形成されることを特徴とする、請求項2に記載の薄膜トランジスタ配列基板の製造方法。 - 更に、前記工程7では、ドライエッチング方式を用いるとともに第二レジストパターンに覆われていない保護層及び前記部分の保護層と対応する絶縁層をエッチングすることで、接触孔が形成されることを特徴とする、請求項2に記載の薄膜トランジスタ配列基板の製造方法。
- 薄膜トランジスタ配列基板の製造方法であって、
前記薄膜トランジスタ配列基板はトップゲート型であり、
前記薄膜トランジスタ配列基板の製造方法は、以下の工程を含み、
工程1では、基板を用意し、
工程2では、前記基板上に順に緩衝層・酸化物半導体薄膜・第一金属層を積層して形成し、
工程3では、前記第一金属層上に第一レジスト層を形成するとともに、前記第一レジスト層をパターン化して所定の位置に第一レジストパターンを形成し、
前記第一レジストパターンは、酸化物半導体薄膜のチャネルエリアと対応する第一部分、及び第二部分からなるとともに、前記第一レジストパターンにおける第二部分の厚さは、第一部分の厚さよりも厚く、
工程4では、第一レジストパターンに覆われていない領域の第一金属層及び酸化物半導体薄膜をエッチングするとともに、第一レジストパターンの第一部分を除去することで第一金属層を露出させ、且つ第一レジストパターンの第二部分をマスクとして第一金属層をエッチングすることで酸化物半導体薄膜を露出させた後、第一レジストパターンを剥離して、第一金属層にソース及びドレインを形成し、
工程5では、基板上に、順に絶縁層及び第二金属層を積層するとともに、第二金属層をパターン化してゲートを形成し、
更に、以下の工程を含み、
前記工程5の後の工程6では、前記基板上に保護層を積層するとともに、前記保護層上に第二レジスト層を形成して、前記第二レジスト層をパターン化することで所定の位置に第二レジストパターンを形成し、
前記第二レジストパターンは、ドレインの一側及び一部のドレイン上方に位置する第三部分と、ドレインの他側及び一部のドレイン上方に位置する第四部分とからなるとともに、第二レジストパターンの第三部分と第四部分の間には凹部が形成され、
前記工程6の後の工程7では、第二レジストパターンに覆われていない保護層及び前記部分の保護層と対応する絶縁層をエッチングしてドレインを露出させることで、接触孔を形成し、且つ第二レジストパターンの第三部分を除去し、
前記工程7の後の工程8では、前記基板上に透明導電層を積層するとともに、レジスト剥離を通して第二レジストパターンの第四部分及びその上の透明導電層を剥離し、
また更に、前記工程8の後の工程9を含み、
前記工程9では、前記基板に対してアニール処理を行って、薄膜トランジスタ配列基板の製造を完了し、
このうち、
更に、前記基板は、ガラス基板であり、
前記緩衝層は、二酸化ケイ素の積層によって形成され、
前記酸化物半導体薄膜は、IGZO(イグゾー)薄膜であり、
更に、前記工程3において、第一レジストパターンは、グレースケール・マスク・露光・現像を通して形成され、
更に、前記工程4では、ドライエッチング方式を用いるとともに第一レジストパターンの第二部分をマスクとして第一金属層をエッチングし、
且つ、前記工程4における第一レジストパターンの剥離は、第一レジストパターンの第二部分の剥離であることを特徴とする、薄膜トランジスタ配列基板の製造方法。 - 更に、前記工程5において、絶縁層は、二酸化ケイ素の積層によって形成され、
また、工程5において、第二金属層には、露光・現像・エッチング・レジスト剥離の工程を通してゲートが形成されることを特徴とする、請求項11に記載の薄膜トランジスタ配列基板の製造方法。 - 更に、前記エッチングは、ウエットエッチングであることを特徴とする、請求項12に記載の薄膜トランジスタ配列基板の製造方法。
- 更に、前記工程6において、保護層は、二酸化ケイ素或は窒化ケイ素の積層によって形成され、
前記第二レジストパターンは、グレースケール・マスク・露光・現像を通して形成されることを特徴とする、請求項11に記載の薄膜トランジスタ配列基板の製造方法。 - 更に、前記工程7では、ドライエッチング方式を用いるとともに第二レジストパターンに覆われていない保護層及び前記部分の保護層と対応する絶縁層をエッチングすることで、接触孔が形成されることを特徴とする、請求項11に記載の薄膜トランジスタ配列基板の製造方法。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310462524.8A CN103489828B (zh) | 2013-09-30 | 2013-09-30 | 薄膜晶体管阵列基板的制造方法 |
CN201310462524.8 | 2013-09-30 | ||
PCT/CN2013/085364 WO2015043008A1 (zh) | 2013-09-30 | 2013-10-17 | 薄膜晶体管阵列基板的制造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2016534580A true JP2016534580A (ja) | 2016-11-04 |
JP6261747B2 JP6261747B2 (ja) | 2018-01-17 |
Family
ID=49829960
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2016543288A Expired - Fee Related JP6261747B2 (ja) | 2013-09-30 | 2013-10-17 | 薄膜トランジスタ配列基板の製造方法 |
Country Status (6)
Country | Link |
---|---|
US (1) | US9142653B2 (ja) |
JP (1) | JP6261747B2 (ja) |
KR (1) | KR101788488B1 (ja) |
CN (1) | CN103489828B (ja) |
GB (1) | GB2530223B (ja) |
WO (1) | WO2015043008A1 (ja) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104157609B (zh) * | 2014-08-20 | 2017-11-10 | 深圳市华星光电技术有限公司 | Tft基板的制作方法及其结构 |
CN104409413B (zh) * | 2014-11-06 | 2017-12-08 | 京东方科技集团股份有限公司 | 阵列基板制备方法 |
CN104538354B (zh) * | 2014-12-31 | 2018-01-09 | 深圳市华星光电技术有限公司 | 一种ltps tft像素单元及其制造方法 |
CN105097548A (zh) * | 2015-06-23 | 2015-11-25 | 京东方科技集团股份有限公司 | 氧化物薄膜晶体管、阵列基板及各自制备方法、显示装置 |
CN105676505A (zh) * | 2016-01-07 | 2016-06-15 | 武汉华星光电技术有限公司 | 在液晶面板的绝缘层上形成图案的方法及膜处理方法 |
CN105789120B (zh) * | 2016-05-23 | 2019-05-31 | 深圳市华星光电技术有限公司 | Tft基板的制作方法及tft基板 |
CN106094366B (zh) * | 2016-08-23 | 2019-02-01 | 深圳市华星光电技术有限公司 | Ips型阵列基板的制作方法及ips型阵列基板 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008003610A (ja) * | 2006-06-23 | 2008-01-10 | Beijing Boe Optoelectronics Technology Co Ltd | 薄膜トランジスタ液晶ディスプレイのアレイ基板構造及びその製造方法 |
JP2012033913A (ja) * | 2010-07-01 | 2012-02-16 | Semiconductor Energy Lab Co Ltd | 半導体装置 |
JP2012164976A (ja) * | 2011-01-21 | 2012-08-30 | Semiconductor Energy Lab Co Ltd | 半導体装置およびその作製方法 |
JP2013149995A (ja) * | 2010-12-03 | 2013-08-01 | Semiconductor Energy Lab Co Ltd | 酸化物半導体膜 |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100966420B1 (ko) * | 2003-06-30 | 2010-06-28 | 엘지디스플레이 주식회사 | 폴리실리콘 액정표시소자 및 그 제조방법 |
KR100724485B1 (ko) * | 2005-04-19 | 2007-06-04 | 엘지.필립스 엘시디 주식회사 | 액정표시장치의 박막트랜지스터 제조방법 |
JP5171258B2 (ja) * | 2005-12-02 | 2013-03-27 | 出光興産株式会社 | Tft基板及びtft基板の製造方法 |
CN100570863C (zh) * | 2006-01-13 | 2009-12-16 | 中华映管股份有限公司 | 像素结构及其制造方法 |
US7994508B2 (en) | 2007-08-02 | 2011-08-09 | Applied Materials, Inc. | Thin film transistors using thin film semiconductor materials |
KR101392276B1 (ko) * | 2007-10-31 | 2014-05-07 | 삼성디스플레이 주식회사 | 박막 트랜지스터 기판 및 이의 제조 방법 |
KR100964227B1 (ko) * | 2008-05-06 | 2010-06-17 | 삼성모바일디스플레이주식회사 | 평판 표시 장치용 박막 트랜지스터 어레이 기판, 이를포함하는 유기 발광 표시 장치, 및 이들의 제조 방법 |
CN101630098B (zh) * | 2008-07-18 | 2010-12-08 | 北京京东方光电科技有限公司 | Tft-lcd阵列基板及其制造方法 |
JP5480554B2 (ja) * | 2008-08-08 | 2014-04-23 | 株式会社半導体エネルギー研究所 | 半導体装置 |
KR101741732B1 (ko) * | 2010-05-07 | 2017-05-31 | 삼성디스플레이 주식회사 | 박막 트랜지스터 표시판 및 그 제조 방법 |
US9219159B2 (en) * | 2011-03-25 | 2015-12-22 | Semiconductor Energy Laboratory Co., Ltd. | Method for forming oxide semiconductor film and method for manufacturing semiconductor device |
KR20130053053A (ko) * | 2011-11-14 | 2013-05-23 | 삼성디스플레이 주식회사 | 유기 발광 표시 장치 및 유기 발광 표시 장치의 제조방법 |
JP5533913B2 (ja) * | 2012-02-29 | 2014-06-25 | 株式会社豊田自動織機 | 回転電機の固定子 |
CN102683423A (zh) * | 2012-05-08 | 2012-09-19 | 东莞彩显有机发光科技有限公司 | 一种顶栅结构金属氧化物薄膜晶体管及其制作方法 |
CN103123912A (zh) * | 2013-02-26 | 2013-05-29 | 上海大学 | 一种顶栅tft阵列基板制造方法 |
-
2013
- 2013-09-30 CN CN201310462524.8A patent/CN103489828B/zh not_active Expired - Fee Related
- 2013-10-17 KR KR1020167006845A patent/KR101788488B1/ko active IP Right Grant
- 2013-10-17 JP JP2016543288A patent/JP6261747B2/ja not_active Expired - Fee Related
- 2013-10-17 GB GB1600109.1A patent/GB2530223B/en not_active Expired - Fee Related
- 2013-10-17 WO PCT/CN2013/085364 patent/WO2015043008A1/zh active Application Filing
- 2013-10-17 US US14/124,717 patent/US9142653B2/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008003610A (ja) * | 2006-06-23 | 2008-01-10 | Beijing Boe Optoelectronics Technology Co Ltd | 薄膜トランジスタ液晶ディスプレイのアレイ基板構造及びその製造方法 |
JP2012033913A (ja) * | 2010-07-01 | 2012-02-16 | Semiconductor Energy Lab Co Ltd | 半導体装置 |
JP2013149995A (ja) * | 2010-12-03 | 2013-08-01 | Semiconductor Energy Lab Co Ltd | 酸化物半導体膜 |
JP2012164976A (ja) * | 2011-01-21 | 2012-08-30 | Semiconductor Energy Lab Co Ltd | 半導体装置およびその作製方法 |
Also Published As
Publication number | Publication date |
---|---|
US9142653B2 (en) | 2015-09-22 |
JP6261747B2 (ja) | 2018-01-17 |
GB2530223A (en) | 2016-03-16 |
KR20160044007A (ko) | 2016-04-22 |
CN103489828A (zh) | 2014-01-01 |
CN103489828B (zh) | 2015-07-01 |
KR101788488B1 (ko) | 2017-10-19 |
WO2015043008A1 (zh) | 2015-04-02 |
GB2530223B (en) | 2019-07-03 |
US20150221753A1 (en) | 2015-08-06 |
GB201600109D0 (en) | 2016-02-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6261747B2 (ja) | 薄膜トランジスタ配列基板の製造方法 | |
US10303021B2 (en) | BOA liquid crystal display panel and manufacturing method thereof | |
TWI553837B (zh) | 製作顯示面板之方法 | |
US9806108B2 (en) | Manufacturing method of thin film transistor, manufacturing method of array substrate and array substrate | |
US9741752B1 (en) | Method for manufacturing TFT substrate | |
WO2016173027A1 (zh) | 薄膜晶体管阵列基板及其制作方法 | |
US8895334B2 (en) | Thin film transistor array substrate and method for manufacturing the same and electronic device | |
US8962404B2 (en) | Method for manufacturing fan-out lines on array substrate | |
KR101900170B1 (ko) | 어레이 기판의 제조 방법, 어레이 기판 및 디스플레이 디바이스 | |
KR20130066627A (ko) | 디스플레이 장치, 박막 트랜지스터, 어레이 기판 및 그 제조 방법 | |
US9219088B2 (en) | Array substrate, manufacturing method thereof, and display device | |
WO2020056803A1 (zh) | 显示面板及其制作方法、显示模组 | |
KR102318054B1 (ko) | Tft 기판 및 이의 제조 방법 | |
WO2020093442A1 (zh) | 阵列基板的制作方法及阵列基板 | |
US9543325B2 (en) | Array substrate and manufacturing method thereof, liquid crystal display panel and display device | |
WO2021120378A1 (zh) | 一种阵列基板及其制作方法 | |
WO2016026177A1 (zh) | Tft基板的制作方法及其结构 | |
WO2020206811A1 (zh) | 一种tft阵列基板、其制备方法及其显示面板 | |
US20180122957A1 (en) | Method of Manufacturing Lower Temperature Polycrystal Silicon Thin Film Transistor Array Substrate | |
WO2014117444A1 (zh) | 阵列基板及其制作方法、显示装置 | |
US20190355836A1 (en) | Manufacturing method for amorphous silicon tft substrate | |
KR102037514B1 (ko) | 평판 표시장치용 박막 트랜지스터 기판 및 그 제조 방법 | |
KR20120053768A (ko) | 유기전계발광표시장치 및 그 제조방법 | |
JP2012242839A (ja) | アレイ基板及びその製造方法 | |
US10297623B2 (en) | TFT substrate manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20170327 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20170410 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20170623 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20171204 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20171212 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6261747 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |