JP2016526748A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2016526748A5 JP2016526748A5 JP2016521410A JP2016521410A JP2016526748A5 JP 2016526748 A5 JP2016526748 A5 JP 2016526748A5 JP 2016521410 A JP2016521410 A JP 2016521410A JP 2016521410 A JP2016521410 A JP 2016521410A JP 2016526748 A5 JP2016526748 A5 JP 2016526748A5
- Authority
- JP
- Japan
- Prior art keywords
- memory
- refresh
- holding state
- address
- memory address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 claims 11
- 230000000295 complement effect Effects 0.000 claims 2
- 230000014759 maintenance of location Effects 0.000 claims 1
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201361838435P | 2013-06-24 | 2013-06-24 | |
| US61/838,435 | 2013-06-24 | ||
| US14/242,769 US20140379978A1 (en) | 2013-06-24 | 2014-04-01 | Refresh scheme for memory cells with weak retention time |
| US14/242,769 | 2014-04-01 | ||
| PCT/US2014/036858 WO2014209498A1 (en) | 2013-06-24 | 2014-05-05 | Refresh scheme for memory cells with weak retention time |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2016526748A JP2016526748A (ja) | 2016-09-05 |
| JP2016526748A5 true JP2016526748A5 (enExample) | 2017-06-08 |
Family
ID=52111936
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2016521410A Pending JP2016526748A (ja) | 2013-06-24 | 2014-05-05 | 弱保持時間を有するメモリセルのためのリフレッシュ方式 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US20140379978A1 (enExample) |
| EP (1) | EP3014625A1 (enExample) |
| JP (1) | JP2016526748A (enExample) |
| KR (1) | KR20160022342A (enExample) |
| CN (1) | CN105340016A (enExample) |
| WO (1) | WO2014209498A1 (enExample) |
Families Citing this family (23)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9047978B2 (en) | 2013-08-26 | 2015-06-02 | Micron Technology, Inc. | Apparatuses and methods for selective row refreshes |
| KR102517700B1 (ko) * | 2016-06-10 | 2023-04-05 | 에스케이하이닉스 주식회사 | 반도체 메모리 장치 및 그의 동작 방법 |
| CN108959106B (zh) * | 2017-05-18 | 2020-12-18 | 华为技术有限公司 | 内存访问方法和装置 |
| CN109378027A (zh) * | 2017-08-09 | 2019-02-22 | 光宝科技股份有限公司 | 固态储存装置的控制方法 |
| US10580475B2 (en) | 2018-01-22 | 2020-03-03 | Micron Technology, Inc. | Apparatuses and methods for calculating row hammer refresh addresses in a semiconductor device |
| US11152050B2 (en) | 2018-06-19 | 2021-10-19 | Micron Technology, Inc. | Apparatuses and methods for multiple row hammer refresh address sequences |
| US11043254B2 (en) | 2019-03-19 | 2021-06-22 | Micron Technology, Inc. | Semiconductor device having cam that stores address signals |
| US11264096B2 (en) | 2019-05-14 | 2022-03-01 | Micron Technology, Inc. | Apparatuses, systems, and methods for a content addressable memory cell with latch and comparator circuits |
| US11158364B2 (en) | 2019-05-31 | 2021-10-26 | Micron Technology, Inc. | Apparatuses and methods for tracking victim rows |
| US11158373B2 (en) | 2019-06-11 | 2021-10-26 | Micron Technology, Inc. | Apparatuses, systems, and methods for determining extremum numerical values |
| US10832792B1 (en) | 2019-07-01 | 2020-11-10 | Micron Technology, Inc. | Apparatuses and methods for adjusting victim data |
| US11139015B2 (en) | 2019-07-01 | 2021-10-05 | Micron Technology, Inc. | Apparatuses and methods for monitoring word line accesses |
| US11386946B2 (en) | 2019-07-16 | 2022-07-12 | Micron Technology, Inc. | Apparatuses and methods for tracking row accesses |
| US10943636B1 (en) | 2019-08-20 | 2021-03-09 | Micron Technology, Inc. | Apparatuses and methods for analog row access tracking |
| US10964378B2 (en) | 2019-08-22 | 2021-03-30 | Micron Technology, Inc. | Apparatus and method including analog accumulator for determining row access rate and target row address used for refresh operation |
| US11462291B2 (en) | 2020-11-23 | 2022-10-04 | Micron Technology, Inc. | Apparatuses and methods for tracking word line accesses |
| US11482275B2 (en) | 2021-01-20 | 2022-10-25 | Micron Technology, Inc. | Apparatuses and methods for dynamically allocated aggressor detection |
| US11600314B2 (en) * | 2021-03-15 | 2023-03-07 | Micron Technology, Inc. | Apparatuses and methods for sketch circuits for refresh binning |
| US11664063B2 (en) | 2021-08-12 | 2023-05-30 | Micron Technology, Inc. | Apparatuses and methods for countering memory attacks |
| US11688451B2 (en) | 2021-11-29 | 2023-06-27 | Micron Technology, Inc. | Apparatuses, systems, and methods for main sketch and slim sketch circuit for row address tracking |
| US12165687B2 (en) | 2021-12-29 | 2024-12-10 | Micron Technology, Inc. | Apparatuses and methods for row hammer counter mat |
| TWI796924B (zh) * | 2022-01-05 | 2023-03-21 | 華邦電子股份有限公司 | 記憶體裝置 |
| CN117672290B (zh) * | 2024-02-01 | 2024-05-17 | 长鑫存储技术(西安)有限公司 | 存储器结构、刷新方法及存储器 |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7095669B2 (en) * | 2003-11-07 | 2006-08-22 | Infineon Technologies Ag | Refresh for dynamic cells with weak retention |
| JP4453018B2 (ja) * | 2005-03-07 | 2010-04-21 | エルピーダメモリ株式会社 | 半導体記憶装置 |
| US7565479B2 (en) * | 2005-08-04 | 2009-07-21 | Rambus Inc. | Memory with refresh cycle donation to accommodate low-retention-storage rows |
| US7734866B2 (en) * | 2005-08-04 | 2010-06-08 | Rambus Inc. | Memory with address-differentiated refresh rate to accommodate low-retention storage rows |
| KR101879442B1 (ko) * | 2011-05-25 | 2018-07-18 | 삼성전자주식회사 | 휘발성 메모리 장치의 리프레쉬 방법, 리프레쉬 어드레스 생성기 및 휘발성 메모리 장치 |
-
2014
- 2014-04-01 US US14/242,769 patent/US20140379978A1/en not_active Abandoned
- 2014-05-05 JP JP2016521410A patent/JP2016526748A/ja active Pending
- 2014-05-05 KR KR1020167000801A patent/KR20160022342A/ko not_active Withdrawn
- 2014-05-05 EP EP14729162.9A patent/EP3014625A1/en not_active Withdrawn
- 2014-05-05 WO PCT/US2014/036858 patent/WO2014209498A1/en not_active Ceased
- 2014-05-05 CN CN201480035710.6A patent/CN105340016A/zh active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2016526748A5 (enExample) | ||
| JP2016540337A5 (enExample) | ||
| WO2010019373A3 (en) | Memory devices and methods of storing data on a memory device | |
| GB2516400A (en) | Method, apparatus and system for a per-dram addressability mode | |
| RU2015151132A (ru) | Команды, процессоры, способы и системы доступа множественных регистров к памяти | |
| JP2016506009A5 (enExample) | ||
| WO2015020900A3 (en) | Method and device for error correcting code (ecc) error handling | |
| JP2016515269A5 (enExample) | ||
| JP2016515274A5 (enExample) | ||
| JP2013239099A5 (enExample) | ||
| RU2016107392A (ru) | Полупроводниковое запоминающее устройство | |
| JP2012168927A5 (enExample) | ||
| JP2019212294A5 (enExample) | ||
| CA3045016C (en) | NEW LDPC DECODER DESIGN TO SIGNIFICANTLY INCREASE DIRECTION IN A SPECIFIC INTEGRATED CIRCUIT USING TWO-PORT PSEUDO-MEMORY | |
| WO2016014217A8 (en) | System and method of loading virtual machines | |
| TW201614509A (en) | Processor and method for accessing memory | |
| JP2018038855A5 (enExample) | ||
| IL257898A (en) | Exception handling | |
| JP2013165778A5 (enExample) | ||
| JP2016540336A5 (enExample) | ||
| JP2013192769A5 (enExample) | ||
| JP2011227764A5 (enExample) | ||
| JP2015180475A5 (enExample) | ||
| JP2014523600A5 (enExample) | ||
| JP2016177226A5 (enExample) |