JP2016538629A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2016538629A5 JP2016538629A5 JP2016525523A JP2016525523A JP2016538629A5 JP 2016538629 A5 JP2016538629 A5 JP 2016538629A5 JP 2016525523 A JP2016525523 A JP 2016525523A JP 2016525523 A JP2016525523 A JP 2016525523A JP 2016538629 A5 JP2016538629 A5 JP 2016538629A5
- Authority
- JP
- Japan
- Prior art keywords
- write
- buffer
- subcommand
- received
- command
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
- 238000000034 method Methods 0.000 claims 6
- 230000003139 buffering effect Effects 0.000 claims 3
- 230000004044 response Effects 0.000 claims 1
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US14/062,558 | 2013-10-24 | ||
| US14/062,558 US9239788B2 (en) | 2013-10-24 | 2013-10-24 | Split write operation for resistive memory cache |
| PCT/US2014/058668 WO2015061014A1 (en) | 2013-10-24 | 2014-10-01 | Split write operation for resistive memory cache |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2016538629A JP2016538629A (ja) | 2016-12-08 |
| JP2016538629A5 true JP2016538629A5 (enExample) | 2017-10-26 |
Family
ID=51690499
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2016525523A Ceased JP2016538629A (ja) | 2013-10-24 | 2014-10-01 | 抵抗メモリキャッシュの書込み動作の分割 |
Country Status (6)
| Country | Link |
|---|---|
| US (2) | US9239788B2 (enExample) |
| EP (1) | EP3061096B1 (enExample) |
| JP (1) | JP2016538629A (enExample) |
| KR (1) | KR20160074617A (enExample) |
| CN (1) | CN105765660B (enExample) |
| WO (1) | WO2015061014A1 (enExample) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2014096184A1 (en) | 2012-12-20 | 2014-06-26 | Roche Diagnostics Gmbh | Method for analyzing a sample of a body fluid |
| US9239788B2 (en) * | 2013-10-24 | 2016-01-19 | Qualcomm Incorporated | Split write operation for resistive memory cache |
| CN106502581B (zh) * | 2016-09-30 | 2019-05-28 | 华为技术有限公司 | 闪存控制器、闪存控制方法和固态硬盘 |
| KR102293069B1 (ko) * | 2017-09-08 | 2021-08-27 | 삼성전자주식회사 | 불휘발성 메모리 장치 및 제어기를 포함하는 스토리지 장치, 제어기, 그리고 스토리지 장치의 동작 방법 |
| KR102452623B1 (ko) * | 2018-02-27 | 2022-10-07 | 삼성전자주식회사 | 기입 레이턴시를 줄일 수 있는 저항성 메모리 장치의 동작 방법 |
| CN108829613B (zh) * | 2018-05-24 | 2020-12-29 | 中山市江波龙电子有限公司 | 数据存储方法及存储设备 |
| KR102508925B1 (ko) | 2019-04-18 | 2023-03-09 | 삼성전자주식회사 | 메모리 장치 |
Family Cites Families (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH08221311A (ja) * | 1994-12-22 | 1996-08-30 | Sun Microsyst Inc | スーパースカラプロセッサにおけるロードバッファ及びストアバッファの優先順位の動的切換え |
| JP3289661B2 (ja) * | 1997-11-07 | 2002-06-10 | 日本電気株式会社 | キャッシュメモリシステム |
| JP3494072B2 (ja) * | 1999-04-26 | 2004-02-03 | 日本電気株式会社 | キャッシュメモリ及びその障害検出方法 |
| US8452912B2 (en) | 2007-10-11 | 2013-05-28 | Super Talent Electronics, Inc. | Flash-memory system with enhanced smart-storage switch and packed meta-data cache for mitigating write amplification by delaying and merging writes until a host read |
| US7308526B2 (en) | 2004-06-02 | 2007-12-11 | Intel Corporation | Memory controller module having independent memory controllers for different memory types |
| US7606111B2 (en) | 2007-04-26 | 2009-10-20 | Super Talent Electronics, Inc. | Synchronous page-mode phase-change memory with ECC and RAM cache |
| GB2458295B (en) * | 2008-03-12 | 2012-01-11 | Advanced Risc Mach Ltd | Cache accessing using a micro tag |
| TWI451410B (zh) | 2008-04-18 | 2014-09-01 | Sony Corp | Recording method of magnetic memory element |
| US9966142B2 (en) * | 2008-05-13 | 2018-05-08 | Rambus Inc. | Fractional program commands for memory devices |
| US8458363B2 (en) * | 2008-06-08 | 2013-06-04 | Apple Inc. | System and method for simplified data transfer |
| US20100042954A1 (en) * | 2008-08-12 | 2010-02-18 | Apple Inc. | Motion based input selection |
| JP4738462B2 (ja) | 2008-09-25 | 2011-08-03 | 株式会社東芝 | 磁気ランダムアクセスメモリ |
| US8850052B2 (en) * | 2008-09-30 | 2014-09-30 | Apple Inc. | System and method for simplified resource sharing |
| US8266409B2 (en) * | 2009-03-03 | 2012-09-11 | Qualcomm Incorporated | Configurable cache and method to configure same |
| WO2010110938A2 (en) | 2009-03-24 | 2010-09-30 | Rambus Inc. | Pulse control for nonvolatile memory |
| US8004884B2 (en) | 2009-07-31 | 2011-08-23 | International Business Machines Corporation | Iterative write pausing techniques to improve read latency of memory systems |
| US8463979B2 (en) | 2009-09-08 | 2013-06-11 | Ocz Technology Group Inc. | Non-volatile storage devices, methods of addressing, and control logic therefor |
| US8214598B2 (en) * | 2009-12-22 | 2012-07-03 | Intel Corporation | System, method, and apparatus for a cache flush of a range of pages and TLB invalidation of a range of entries |
| US20110162048A1 (en) * | 2009-12-31 | 2011-06-30 | Apple Inc. | Local device awareness |
| US9239788B2 (en) | 2013-10-24 | 2016-01-19 | Qualcomm Incorporated | Split write operation for resistive memory cache |
-
2013
- 2013-10-24 US US14/062,558 patent/US9239788B2/en active Active
-
2014
- 2014-10-01 CN CN201480057735.6A patent/CN105765660B/zh active Active
- 2014-10-01 WO PCT/US2014/058668 patent/WO2015061014A1/en not_active Ceased
- 2014-10-01 EP EP14783755.3A patent/EP3061096B1/en active Active
- 2014-10-01 KR KR1020167013313A patent/KR20160074617A/ko not_active Withdrawn
- 2014-10-01 JP JP2016525523A patent/JP2016538629A/ja not_active Ceased
-
2015
- 2015-12-08 US US14/963,201 patent/US9411727B2/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2016538629A5 (enExample) | ||
| JP2016507847A5 (enExample) | ||
| US9098402B2 (en) | Techniques to configure a solid state drive to operate in a storage mode or a memory mode | |
| JP2017509998A5 (enExample) | ||
| JP2014199583A5 (enExample) | ||
| US10268385B2 (en) | Grouped trim bitmap | |
| US9298613B2 (en) | Integrated circuit for computing target entry address of buffer descriptor based on data block offset, method of operating same, and system including same | |
| WO2015044696A3 (en) | Computer architecture and processing method | |
| EP4031973A4 (en) | ACCESS TO STORED METADATA TO IDENTIFY MEMORY DEVICES IN WHICH DATA IS STORED | |
| TWI710905B (zh) | 資料儲存裝置及邏輯至物理位址映射表之載入方法 | |
| IN2014DN08596A (enExample) | ||
| JP2017501504A5 (enExample) | ||
| JP2018511112A (ja) | シーケンシャル書き込みストリーム管理 | |
| WO2016048837A3 (en) | Host-managed non-volatile memory | |
| JP2017516234A5 (enExample) | ||
| JP2017518574A5 (enExample) | ||
| BR112017003270B1 (pt) | Método, sistema e meio legível por computador para inércia paramétrica e apis | |
| WO2015020900A3 (en) | Method and device for error correcting code (ecc) error handling | |
| US10061708B2 (en) | Mapped region table | |
| CN106462392B (zh) | 用于高速缓冲存储器存取模式选择的方法和设备 | |
| JP2017027244A5 (enExample) | ||
| JP2017522645A5 (enExample) | ||
| JP2016540337A5 (enExample) | ||
| KR102379202B1 (ko) | 전자 장치 및 그 부팅 방법 | |
| JP2016540336A5 (enExample) |