JP2016518794A5 - - Google Patents

Download PDF

Info

Publication number
JP2016518794A5
JP2016518794A5 JP2016512917A JP2016512917A JP2016518794A5 JP 2016518794 A5 JP2016518794 A5 JP 2016518794A5 JP 2016512917 A JP2016512917 A JP 2016512917A JP 2016512917 A JP2016512917 A JP 2016512917A JP 2016518794 A5 JP2016518794 A5 JP 2016518794A5
Authority
JP
Japan
Prior art keywords
signal
frequency
synchronization signal
bit
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2016512917A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016518794A (ja
Filing date
Publication date
Priority claimed from US13/887,846 external-priority patent/US9875209B2/en
Application filed filed Critical
Publication of JP2016518794A publication Critical patent/JP2016518794A/ja
Publication of JP2016518794A5 publication Critical patent/JP2016518794A5/ja
Pending legal-status Critical Current

Links

JP2016512917A 2013-05-06 2014-04-23 データ信号デューティサイクルおよび位相変調／復調に基づく同期データリンクスループット強化技法 Pending JP2016518794A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/887,846 2013-05-06
US13/887,846 US9875209B2 (en) 2013-05-06 2013-05-06 Synchronous data-link throughput enhancement technique based on data signal duty-cycle and phase modulation/demodulation
PCT/US2014/035075 WO2014182448A2 (en) 2013-05-06 2014-04-23 Synchronous data-link throughput enhancement technique based on data signal duty-cycle and phase modulation/demodulation

Publications (2)

Publication Number Publication Date
JP2016518794A JP2016518794A (ja) 2016-06-23
JP2016518794A5 true JP2016518794A5 (enExample) 2017-05-25

Family

ID=50841966

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016512917A Pending JP2016518794A (ja) 2013-05-06 2014-04-23 データ信号デューティサイクルおよび位相変調／復調に基づく同期データリンクスループット強化技法

Country Status (7)

Country Link
US (1) US9875209B2 (enExample)
EP (1) EP2995051B1 (enExample)
JP (1) JP2016518794A (enExample)
KR (1) KR20160005083A (enExample)
CN (1) CN105191243B (enExample)
BR (1) BR112015027965A2 (enExample)
WO (1) WO2014182448A2 (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10146727B2 (en) 2015-04-14 2018-12-04 Qualcomm Incorporated Enhanced virtual GPIO with multi-mode modulation
WO2016171681A1 (en) * 2015-04-22 2016-10-27 Hewlett Packard Enterprise Development Lp Communication using phase modulation over an interconnect
WO2016175781A1 (en) * 2015-04-29 2016-11-03 Hewlett Packard Enterprise Development Lp Discrete-time analog filtering
US9965408B2 (en) * 2015-05-14 2018-05-08 Micron Technology, Inc. Apparatuses and methods for asymmetric input/output interface for a memory
US10114769B2 (en) * 2015-08-19 2018-10-30 Logitech Europe S.A. Synchronization of computer peripheral effects
US10446198B2 (en) 2017-10-02 2019-10-15 Micron Technology, Inc. Multiple concurrent modulation schemes in a memory system
US11403241B2 (en) 2017-10-02 2022-08-02 Micron Technology, Inc. Communicating data with stacked memory dies
US10355893B2 (en) 2017-10-02 2019-07-16 Micron Technology, Inc. Multiplexing distinct signals on a single pin of a memory device
US10725913B2 (en) 2017-10-02 2020-07-28 Micron Technology, Inc. Variable modulation scheme for memory device access or operation
EP3873011B1 (en) * 2020-02-26 2025-04-02 Renesas Electronics America Inc. Error detection

Family Cites Families (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58219858A (ja) * 1982-06-16 1983-12-21 Tokai Rika Co Ltd プログラマブル並列デ−タ変換送信方法
EP0500263A3 (en) * 1991-02-20 1993-06-09 Research Machines Plc Method for synchronising a receiver's data clock
US5805632A (en) * 1992-11-19 1998-09-08 Cirrus Logic, Inc. Bit rate doubler for serial data transmission or storage
US5574444A (en) * 1995-02-14 1996-11-12 Mitsubishi Caterpillar Forklift America Inc. Method and apparatus for decoding signals containing encoded information
WO1996034393A1 (fr) * 1995-04-26 1996-10-31 Hitachi, Ltd. Dispositif de memorisation a semi-conducteur, procede et systeme de modulation des impulsions pour ce dispositif
JP3406440B2 (ja) 1995-10-30 2003-05-12 Ｓｍｋ株式会社 パルス変調方法とパルス変調装置及びパルス復調装置
CA2302370C (en) * 1997-09-04 2004-06-01 Silicon Image, Inc. System and method for high-speed, synchronized data communication
US6775324B1 (en) * 1998-03-11 2004-08-10 Thomson Licensing S.A. Digital signal modulation system
KR100291194B1 (ko) * 1998-12-30 2001-06-01 박종섭 디디알 에스디램에서의 읽기 구동 방법 및 장치
JP2000278332A (ja) * 1999-03-24 2000-10-06 Fuji Electric Co Ltd マルチｐｐｍ符号化方法およびその符号化回路
US6697420B1 (en) * 1999-05-25 2004-02-24 Intel Corporation Symbol-based signaling for an electromagnetically-coupled bus system
US6625682B1 (en) * 1999-05-25 2003-09-23 Intel Corporation Electromagnetically-coupled bus system
US6956852B1 (en) * 1999-06-25 2005-10-18 Cisco Technology Inc. Multi-function high-speed network interface
US7017002B2 (en) * 2000-01-05 2006-03-21 Rambus, Inc. System featuring a master device, a buffer device and a plurality of integrated circuit memory devices
US7363422B2 (en) * 2000-01-05 2008-04-22 Rambus Inc. Configurable width buffered module
US6633965B2 (en) 2001-04-07 2003-10-14 Eric M. Rentschler Memory controller with 1×/M× read capability
US6636166B2 (en) * 2001-05-31 2003-10-21 Koninklijke Philips Electronics N.V. Parallel communication based on balanced data-bit encoding
US6690309B1 (en) * 2001-12-17 2004-02-10 Cypress Semiconductor Corporation High speed transmission system with clock inclusive balanced coding
US7231008B2 (en) * 2002-11-15 2007-06-12 Vitesse Semiconductor Corporation Fast locking clock and data recovery unit
US20040101060A1 (en) 2002-11-26 2004-05-27 Intel Corporation Low power modulation
US6603706B1 (en) * 2002-12-18 2003-08-05 Lsi Logic Corporation Method and apparatus for synchronization of read data in a read data synchronization circuit
US7184508B2 (en) * 2002-12-23 2007-02-27 Sun Microsystems, Inc. Capturing data and crossing clock domains in the absence of a free-running source clock
US7512188B1 (en) 2003-04-10 2009-03-31 Xilinx, Inc. Phase shift keying signaling for integrated circuits
CN1883117A (zh) * 2003-10-10 2006-12-20 爱特梅尔股份有限公司 用于执行双相位脉冲调制的方法
US7283011B2 (en) * 2003-10-10 2007-10-16 Atmel Corporation Method for performing dual phase pulse modulation
US7178048B2 (en) 2003-12-23 2007-02-13 Hewlett-Packard Development Company, L.P. System and method for signal synchronization based on plural clock signals
US20060041854A1 (en) 2004-07-22 2006-02-23 Steven Schlanger Devices and methods for programming microcontrollers
US20060093029A1 (en) 2004-10-29 2006-05-04 Becker Matthew E Apparatus and method for grey encoding modulated data
US20060115016A1 (en) 2004-11-12 2006-06-01 Ati Technologies Inc. Methods and apparatus for transmitting and receiving data signals
US7233543B2 (en) 2005-03-01 2007-06-19 Hewlett-Packard Development Company, L.P. System and method to change data window
EP1955470B1 (en) * 2005-11-22 2014-06-04 Ericsson Modems SA Synchronized receiver
WO2007125519A2 (en) * 2006-05-03 2007-11-08 Nxp B.V. Latency optimized resynchronization solution for ddr/ddr2 sdram read path
US9237000B2 (en) * 2006-06-19 2016-01-12 Intel Corporation Transceiver clock architecture with transmit PLL and receive slave delay lines
US8010932B2 (en) * 2006-07-13 2011-08-30 International Business Machines Corporation Structure for automated transistor tuning in an integrated circuit design
WO2008053661A1 (en) * 2006-10-31 2008-05-08 Panasonic Corporation Signal transmission system
US8243484B2 (en) 2007-03-30 2012-08-14 Rambus Inc. Adjustable width strobe interface
RU2516852C2 (ru) * 2007-07-16 2014-05-20 Конинклейке Филипс Электроникс Н.В. Приведение в действие источник света
US8196073B2 (en) * 2007-10-23 2012-06-05 International Business Machines Corporation Structure for reduced area active above-ground and below-supply noise suppression circuits
US20090122856A1 (en) * 2007-11-08 2009-05-14 Robert Baxter Method and apparatus for encoding data
WO2009108562A2 (en) * 2008-02-25 2009-09-03 Rambus Inc. Code-assisted error-detection technique
US7869287B2 (en) * 2008-03-31 2011-01-11 Advanced Micro Devices, Inc. Circuit for locking a delay locked loop (DLL) and method therefor
US7921403B2 (en) 2008-04-11 2011-04-05 International Business Machines Corporation Controlling impedance and thickness variations for multilayer electronic structures
US8135890B2 (en) * 2008-05-28 2012-03-13 Rambus Inc. Selective switching of a memory bus
US8661285B2 (en) * 2008-06-06 2014-02-25 Uniquify, Incorporated Dynamically calibrated DDR memory controller
US8332794B2 (en) * 2009-01-22 2012-12-11 Taiwan Semiconductor Manufacturing Company, Ltd. Circuits and methods for programmable transistor array
US8307182B1 (en) * 2009-01-31 2012-11-06 Xilinx, Inc. Method and apparatus for transferring data to or from a memory
US8234422B2 (en) * 2009-09-11 2012-07-31 Avago Technologies Enterprise IP (Singapore) Pte. Ltd Interfaces, circuits, and methods for communicating with a double data rate memory device
US8665665B2 (en) * 2011-03-30 2014-03-04 Mediatek Inc. Apparatus and method to adjust clock duty cycle of memory
US9794054B2 (en) * 2015-06-30 2017-10-17 Stmicroelectronics International N.V. Data on clock lane of source synchronous links

Similar Documents

Publication Publication Date Title
JP2016518794A5 (enExample)
PH12019501156A1 (en) Blockchain-based data processing method and device
JP2015005977A5 (ja) 送信方法、受信方法、送信装置、および、受信装置
WO2014182448A3 (en) Synchronous data-link throughput enhancement technique based on data signal duty-cycle and phase modulation/demodulation
EA201591289A1 (ru) Сигнализирование информации извлечения тактов синхросигнала для синхронизации видео при кодировании видео
JP2018526912A5 (enExample)
WO2013044686A1 (zh) 一种数据发送、接收方法及装置
EP4376005A3 (en) Apparatuses and methods for determining a phase relationship between an input clock signal and a multiphase clock signal
RU2017141156A (ru) Кодирование и декодирование значащих коэффициентов в зависимости от параметра указанных значащих коэффициентов
GB2525115A (en) Apparatus and method for communication between downhole components
RU2016116958A (ru) Способ и устройство для выполнения синхронизации мультимедийных данных
WO2016041278A1 (zh) 时钟动态切换方法、装置及计算机可读介质
KR20240118752A (ko) 타임 스탬프의 펄스 동기화 방법, 장치, 전자설비 및 저장 매체
JP6227174B2 (ja) 共有バスシステム内で非同期マスタデバイス基準クロックを使用して組合せバスクロック信号を生成すること、ならびに関連する方法、デバイス、およびコンピュータ可読媒体
JP2010098561A (ja) 直列信号の受信装置、直列伝送システムおよび直列伝送方法
JP2016515321A5 (enExample)
JP2010061779A5 (enExample)
US10868552B2 (en) Frequency divider circuit, demultiplexer circuit, and semiconductor integrated circuit
US9692590B1 (en) Serial data multiplexing
CN102754407B (zh) 串行接收机及其方法与通信系统
TWI520589B (zh) 將影像資料由串列轉換成並列之裝置及方法
US8692699B2 (en) Data interface clock generation
CN103595670B (zh) 一种信号偏移校准方法和装置
US9602272B2 (en) Clock and data recovery circuit and system using the same
JP2008278459A5 (enExample)