JP2015507743A5 - - Google Patents

Download PDF

Info

Publication number
JP2015507743A5
JP2015507743A5 JP2014550289A JP2014550289A JP2015507743A5 JP 2015507743 A5 JP2015507743 A5 JP 2015507743A5 JP 2014550289 A JP2014550289 A JP 2014550289A JP 2014550289 A JP2014550289 A JP 2014550289A JP 2015507743 A5 JP2015507743 A5 JP 2015507743A5
Authority
JP
Japan
Prior art keywords
test
vector
processor
input
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2014550289A
Other languages
English (en)
Japanese (ja)
Other versions
JP2015507743A (ja
Filing date
Publication date
Priority claimed from US13/338,581 external-priority patent/US8719649B2/en
Application filed filed Critical
Publication of JP2015507743A publication Critical patent/JP2015507743A/ja
Publication of JP2015507743A5 publication Critical patent/JP2015507743A5/ja
Pending legal-status Critical Current

Links

JP2014550289A 2011-12-28 2012-10-25 Ｊｔａｇシステムの遅延スケジューリングの方法および装置 Pending JP2015507743A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/338,581 US8719649B2 (en) 2009-03-04 2011-12-28 Method and apparatus for deferred scheduling for JTAG systems
US13/338,581 2011-12-28
PCT/US2012/061824 WO2013101336A1 (en) 2011-12-28 2012-10-25 Method and apparatus for deferred scheduling for jtag systems

Publications (2)

Publication Number Publication Date
JP2015507743A JP2015507743A (ja) 2015-03-12
JP2015507743A5 true JP2015507743A5 (enExample) 2016-02-25

Family

ID=47144150

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014550289A Pending JP2015507743A (ja) 2011-12-28 2012-10-25 Ｊｔａｇシステムの遅延スケジューリングの方法および装置

Country Status (6)

Country Link
US (1) US8719649B2 (enExample)
EP (1) EP2798360A1 (enExample)
JP (1) JP2015507743A (enExample)
KR (1) KR101545109B1 (enExample)
CN (1) CN104185795A (enExample)
WO (1) WO2013101336A1 (enExample)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8719649B2 (en) * 2009-03-04 2014-05-06 Alcatel Lucent Method and apparatus for deferred scheduling for JTAG systems
US8407643B1 (en) * 2011-07-30 2013-03-26 Altera Corporation Techniques and apparatus to validate an integrated circuit design
US9121892B2 (en) * 2012-08-13 2015-09-01 Analog Devices Global Semiconductor circuit and methodology for in-system scan testing
US9183105B2 (en) 2013-02-04 2015-11-10 Alcatel Lucent Systems and methods for dynamic scan scheduling
US10451676B2 (en) 2015-10-27 2019-10-22 Nvidia Corporation Method and system for dynamic standard test access (DSTA) for a logic block reuse
US10481203B2 (en) 2015-04-04 2019-11-19 Nvidia Corporation Granular dynamic test systems and methods
FR3038084B1 (fr) * 2015-06-29 2017-12-29 Centre National De La Recherche Scient (C N R S) Microprocesseur parallele stochastique
US10521344B1 (en) * 2017-03-10 2019-12-31 Pure Storage, Inc. Servicing input/output (‘I/O’) operations directed to a dataset that is synchronized across a plurality of storage systems
US10162005B1 (en) * 2017-08-09 2018-12-25 Micron Technology, Inc. Scan chain operations
US10436840B2 (en) * 2017-10-26 2019-10-08 Nvidia Corp. Broadcast scan network
CN108896903A (zh) * 2018-06-13 2018-11-27 天津大学 基于逻辑加密的逐次验证型安全扫描链装置和方法
CN109697058B (zh) * 2018-12-11 2022-05-17 中国航空工业集团公司西安航空计算技术研究所 一种适用于嵌入式系统的网络建模方法、装置及存储介质
US11302412B2 (en) * 2019-06-03 2022-04-12 Advantest Corporation Systems and methods for simulated device testing using a memory-based communication protocol
CN113312735B (zh) * 2021-05-19 2022-06-03 太原理工大学 一种城市供水管网dma分区方法
KR102373560B1 (ko) * 2021-08-18 2022-03-14 (주)이노티오 Ic 칩 스캔 테스트를 위한 테스트 데이터의 사용 가능한 쉬프트 주파수를 찾기 위한 검색용 데이터를 생성하는 방법 및 그 장치
KR102583916B1 (ko) * 2021-10-26 2023-09-26 연세대학교 산학협력단 저전력 테스트를 위한 스캔 상관관계 기반 스캔 클러스터 리오더링 방법 및 장치
CN114036885B (zh) * 2021-11-08 2025-09-30 上海兆芯集成电路股份有限公司 内建自测试的方法及互连接口
CN114860571B (zh) * 2022-03-30 2025-01-21 阿里云计算有限公司 数据处理方法、工具、存储介质以及计算机终端
US12291219B2 (en) * 2022-10-24 2025-05-06 Nvidia Corporation Asynchronous in-system testing for autonomous systems and applications

Family Cites Families (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5694399A (en) 1996-04-10 1997-12-02 Xilinix, Inc. Processing unit for generating signals for communication with a test access port
US5828579A (en) * 1996-08-28 1998-10-27 Synopsys, Inc. Scan segment processing within hierarchical scan architecture for design for test applications
US5949692A (en) * 1996-08-28 1999-09-07 Synopsys, Inc. Hierarchical scan architecture for design for test applications
JP3385210B2 (ja) 1998-03-31 2003-03-10 富士通株式会社 テストデータスキャン装置およびスキャン方法
JP2957546B1 (ja) * 1998-04-17 1999-10-04 三菱電機株式会社 半導体集積回路のテストパターン生成装置及び半導体集積回路のテストパターン生成方法
US6061709A (en) 1998-07-31 2000-05-09 Integrated Systems Design Center, Inc. Integrated hardware and software task control executive
US6195774B1 (en) 1998-08-13 2001-02-27 Xilinx, Inc. Boundary-scan method using object-oriented programming language
US6370664B1 (en) 1998-10-29 2002-04-09 Agere Systems Guardian Corp. Method and apparatus for partitioning long scan chains in scan based BIST architecture
US7392431B2 (en) 1999-02-19 2008-06-24 Texas Instruments Incorporated Emulation system with peripherals recording emulation frame when stop generated
US7089404B1 (en) 1999-06-14 2006-08-08 Transmeta Corporation Method and apparatus for enhancing scheduling in an advanced microprocessor
JP2001201543A (ja) 2000-01-18 2001-07-27 Rooran:Kk スキャン・パス構築用プログラムを記録した記録媒体とスキャン・パスの構築方法及びこのスキャン・パスを組み込んだ演算処理システム
US6640322B1 (en) 2000-03-22 2003-10-28 Sun Microsystems, Inc. Integrated circuit having distributed control and status registers and associated signal routing means
US6453456B1 (en) 2000-03-22 2002-09-17 Xilinx, Inc. System and method for interactive implementation and testing of logic cores on a programmable logic device
US6748564B1 (en) * 2000-10-24 2004-06-08 Nptest, Llc Scan stream sequencing for testing integrated circuits
US6691270B2 (en) 2000-12-22 2004-02-10 Arm Limited Integrated circuit and method of operation of such a circuit employing serial test scan chains
US6957371B2 (en) 2001-12-04 2005-10-18 Intellitech Corporation Method and apparatus for embedded built-in self-test (BIST) of electronic circuits and systems
US20030163773A1 (en) 2002-02-26 2003-08-28 O'brien James J. Multi-core controller
US7073110B1 (en) 2002-04-26 2006-07-04 Xilinx, Inc. Method and system for programmable boundary-scan instruction register
KR20050007473A (ko) 2002-05-08 2005-01-18 엔피테스트, 인코포레이티드 다중 명령 메모리들을 포함하는 테스터 시스템
US7234092B2 (en) * 2002-06-11 2007-06-19 On-Chip Technologies, Inc. Variable clocked scan test circuitry and method
JP4182202B2 (ja) 2002-08-02 2008-11-19 富士通マイクロエレクトロニクス株式会社 シミュレーション用カバレッジ算出装置及びシミュレーション用カバレッジ算出方法
US20040078179A1 (en) 2002-10-17 2004-04-22 Renesas Technology Corp. Logic verification system
US7539915B1 (en) 2003-01-07 2009-05-26 Marvell Israel (Misl) Ltd. Integrated circuit testing using segmented scan chains
JP2004280588A (ja) 2003-03-17 2004-10-07 Cats Kk システムｌｓｉ設計支援装置およびシステムｌｓｉ設計支援プログラム
US7406699B2 (en) 2003-04-02 2008-07-29 Microsoft Corporation Enhanced runtime hosting
US7305586B2 (en) 2003-04-25 2007-12-04 International Business Machines Corporation Accessing and manipulating microprocessor state
US7080789B2 (en) 2003-05-09 2006-07-25 Stmicroelectronics, Inc. Smart card including a JTAG test controller and related methods
US7149943B2 (en) 2004-01-12 2006-12-12 Lucent Technologies Inc. System for flexible embedded Boundary Scan testing
US7139950B2 (en) 2004-01-28 2006-11-21 International Business Machines Corporation Segmented scan chains with dynamic reconfigurations
KR100880832B1 (ko) 2004-02-10 2009-01-30 삼성전자주식회사 코-디버깅 기능을 지원하는 반도체 집적회로 및 반도체집적회로 테스트 시스템
US7334060B2 (en) 2004-03-19 2008-02-19 International Business Machines Corporation System and method for increasing the speed of serially inputting data into a JTAG-compliant device
US7143324B2 (en) * 2004-11-04 2006-11-28 Avago Technologies General Ip (Singapore) Pte. Ltd. System and method for automatic masking of compressed scan chains with unbalanced lengths
JP2006146757A (ja) 2004-11-24 2006-06-08 Toshiba Corp デバッグ用レジスタおよびデータ転送方法
US8165167B2 (en) * 2005-03-10 2012-04-24 Qualcomm Incorporated Time tracking for a communication system
US7206983B2 (en) 2005-03-31 2007-04-17 Lsi Logic Corporation Segmented addressable scan architecture and method for implementing scan-based testing of integrated circuits
US7383478B1 (en) 2005-07-20 2008-06-03 Xilinx, Inc. Wireless dynamic boundary-scan topologies for field
JP2007147352A (ja) 2005-11-25 2007-06-14 Sony Corp 無線インターフェースモジュール及び電子機器
US8015462B2 (en) 2007-05-11 2011-09-06 Renesas Electronics Corporation Test circuit
US7886263B1 (en) * 2007-12-10 2011-02-08 Cadence Design Systems, Inc. Testing to prescribe state capture by, and state retrieval from scan registers
US8024693B2 (en) * 2008-11-04 2011-09-20 Synopsys, Inc. Congestion optimization during synthesis
US8621301B2 (en) * 2009-03-04 2013-12-31 Alcatel Lucent Method and apparatus for virtual in-circuit emulation
US8533545B2 (en) * 2009-03-04 2013-09-10 Alcatel Lucent Method and apparatus for system testing using multiple instruction types
US8719649B2 (en) * 2009-03-04 2014-05-06 Alcatel Lucent Method and apparatus for deferred scheduling for JTAG systems

Similar Documents

Publication Publication Date Title
JP2015507743A5 (enExample)
EP2104031A3 (en) Prime number generation device and method
JP2016526854A5 (enExample)
MY181724A (en) Image processing device and image processing method
JP2019534523A5 (enExample)
MX2017008246A (es) Agentes de escalamiento de asistente personal digital entre dispositivos.
RU2015101247A (ru) Создание вариаций при преобразовании данных в потребляемый контент
JP2016021240A5 (enExample)
WO2015044696A3 (en) Computer architecture and processing method
JP2010015293A5 (enExample)
GB2565024A (en) Method and apparatus for reordering in a non-uniform compute device
JP2016530631A5 (enExample)
RU2015151187A (ru) Устройство и способ реверсирования и перестановки битов в регистре маски
JP2013175036A5 (enExample)
JP2014191020A5 (enExample)
JP2018059900A5 (enExample)
WO2015010128A3 (en) Flexible 3-d character rigging blocks with interface obligations
JP2017515377A5 (enExample)
WO2012115486A3 (ko) 영상의 변환 방법 및 장치, 및 영상의 역변환 방법 및 장치
JP2010011367A5 (enExample)
JP2006107451A5 (enExample)
RU2013142986A (ru) Устройство обработки шифрования и способ обработки шифрования, и программа
JP2015512082A5 (enExample)
WO2011144128A3 (zh) 云终端设备
RU2009140834A (ru) Устройство обработки изображения, способ обработки изображения и система передачи данных