JP2015502700A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2015502700A5 JP2015502700A5 JP2014541207A JP2014541207A JP2015502700A5 JP 2015502700 A5 JP2015502700 A5 JP 2015502700A5 JP 2014541207 A JP2014541207 A JP 2014541207A JP 2014541207 A JP2014541207 A JP 2014541207A JP 2015502700 A5 JP2015502700 A5 JP 2015502700A5
- Authority
- JP
- Japan
- Prior art keywords
- controlled oscillator
- digitally controlled
- period
- oscillation
- during
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000010355 oscillation Effects 0.000 claims 27
- 238000000034 method Methods 0.000 claims 9
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US13/291,206 | 2011-11-08 | ||
| US13/291,206 US8994458B2 (en) | 2011-11-08 | 2011-11-08 | Oscillator based frequency locked loop |
| PCT/US2012/063967 WO2013070783A2 (en) | 2011-11-08 | 2012-11-07 | Oscillator based frequency locked loop |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2016076412A Division JP6438429B2 (ja) | 2011-11-08 | 2016-04-06 | 発振器をベースとする周波数ロックループ |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2015502700A JP2015502700A (ja) | 2015-01-22 |
| JP2015502700A5 true JP2015502700A5 (https=) | 2015-06-18 |
| JP5917709B2 JP5917709B2 (ja) | 2016-05-18 |
Family
ID=47326319
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2014541207A Active JP5917709B2 (ja) | 2011-11-08 | 2012-11-07 | 発振器をベースとする周波数ロックループ |
| JP2016076412A Active JP6438429B2 (ja) | 2011-11-08 | 2016-04-06 | 発振器をベースとする周波数ロックループ |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2016076412A Active JP6438429B2 (ja) | 2011-11-08 | 2016-04-06 | 発振器をベースとする周波数ロックループ |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US8994458B2 (https=) |
| EP (1) | EP2777156B1 (https=) |
| JP (2) | JP5917709B2 (https=) |
| KR (1) | KR101567928B1 (https=) |
| CN (1) | CN103947115B (https=) |
| CY (1) | CY1116856T1 (https=) |
| IN (1) | IN2014CN03165A (https=) |
| WO (1) | WO2013070783A2 (https=) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8994458B2 (en) * | 2011-11-08 | 2015-03-31 | Qualcomm Incorporated | Oscillator based frequency locked loop |
| US9548747B2 (en) | 2015-05-15 | 2017-01-17 | Intel Corporation | Glitch-free digitally controlled oscillator code update |
| US10050634B1 (en) * | 2017-02-10 | 2018-08-14 | Apple Inc. | Quantization noise cancellation for fractional-N phased-locked loop |
| TWI656742B (zh) * | 2018-07-31 | 2019-04-11 | 慧榮科技股份有限公司 | 振盪器裝置 |
| EP4699223A1 (en) * | 2023-04-21 | 2026-02-25 | Analog Devices International Unlimited Company | Circuits and methods for generating an oscillator signal |
Family Cites Families (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58124333A (ja) * | 1982-01-20 | 1983-07-23 | Hitachi Ltd | 発振装置 |
| JP2953821B2 (ja) * | 1991-06-24 | 1999-09-27 | 日本電気アイシーマイコンシステム株式会社 | リングオシレータ回路 |
| US5805909A (en) | 1995-08-03 | 1998-09-08 | Texas Instruments Incorporated | Microprocessors or microcontroller utilizing FLL clock having a reduced power state |
| US5900757A (en) | 1996-05-01 | 1999-05-04 | Sun Microsystems, Inc. | Clock stopping schemes for data buffer |
| CN1111953C (zh) * | 1998-04-25 | 2003-06-18 | 普诚科技股份有限公司 | 振荡器内建于集成电路内的频率调整方法与装置 |
| JP3633374B2 (ja) * | 1999-06-16 | 2005-03-30 | 株式会社デンソー | クロック制御回路 |
| US6625559B1 (en) | 2000-05-01 | 2003-09-23 | Hewlett-Packard Development Company, L.P. | System and method for maintaining lock of a phase locked loop feedback during clock halt |
| US6504442B2 (en) * | 2001-04-05 | 2003-01-07 | International Busisness Machines Corporation | Digitally controlled oscillator with recovery from sleep mode |
| US6809605B2 (en) * | 2002-01-10 | 2004-10-26 | Fujitsu Limited | Oscillator circuit, semiconductor device and semiconductor memory device provided with the oscillator circuit, and control method of the oscillator circuit |
| CN100470656C (zh) * | 2003-10-31 | 2009-03-18 | 宇田控股有限公司 | 摆动时钟信号的产生方法和产生装置 |
| ITMI20050138A1 (it) | 2005-01-31 | 2006-08-01 | St Microelectronics Srl | Metodo e sistema fll-pll frequency lock loop-phase lock loop completamente digitale a brevissimo tempo di bloccaggio |
| US7605666B2 (en) * | 2007-08-22 | 2009-10-20 | Chris Karabatsos | High frequency digital oscillator-on-demand with synchronization |
| JP4618642B2 (ja) * | 2005-05-17 | 2011-01-26 | ルネサスエレクトロニクス株式会社 | 半導体集積回路装置 |
| US7705687B1 (en) * | 2006-12-21 | 2010-04-27 | Marvell International, Ltd. | Digital ring oscillator |
| US7667549B2 (en) * | 2007-04-26 | 2010-02-23 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and driving method thereof |
| US7746178B1 (en) | 2007-12-21 | 2010-06-29 | Rf Micro Devices, Inc. | Digital offset phase-locked loop |
| JP5290589B2 (ja) | 2008-02-06 | 2013-09-18 | ルネサスエレクトロニクス株式会社 | 半導体集積回路 |
| US7764132B2 (en) | 2008-07-30 | 2010-07-27 | International Business Machines Corporation | All digital frequency-locked loop circuit method for clock generation in multicore microprocessor systems |
| CN102130667A (zh) * | 2011-01-18 | 2011-07-20 | 浙江大学 | 一种数字真随机振荡信号发生器 |
| US8471614B2 (en) * | 2011-06-14 | 2013-06-25 | Globalfoundries Singapore Pte. Ltd. | Digital phase locked loop system and method |
| US8994458B2 (en) * | 2011-11-08 | 2015-03-31 | Qualcomm Incorporated | Oscillator based frequency locked loop |
-
2011
- 2011-11-08 US US13/291,206 patent/US8994458B2/en active Active
-
2012
- 2012-11-07 JP JP2014541207A patent/JP5917709B2/ja active Active
- 2012-11-07 CN CN201280054976.6A patent/CN103947115B/zh active Active
- 2012-11-07 KR KR1020147015523A patent/KR101567928B1/ko not_active Expired - Fee Related
- 2012-11-07 WO PCT/US2012/063967 patent/WO2013070783A2/en not_active Ceased
- 2012-11-07 EP EP12798922.6A patent/EP2777156B1/en active Active
-
2014
- 2014-04-25 IN IN3165CHN2014 patent/IN2014CN03165A/en unknown
-
2015
- 2015-09-29 CY CY20151100865T patent/CY1116856T1/el unknown
-
2016
- 2016-04-06 JP JP2016076412A patent/JP6438429B2/ja active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2015502700A5 (https=) | ||
| US20160112052A1 (en) | Low Power Automatic Calibration Method for High Frequency Oscillators | |
| US9798376B2 (en) | Power distribution network (PDN) droop/overshoot mitigation | |
| US9778676B2 (en) | Power distribution network (PDN) droop/overshoot mitigation in dynamic frequency scaling | |
| JP5774344B2 (ja) | クロック信号生成回路 | |
| EP2879017A8 (en) | Performing an operating frequency change using a dynamic clock control technique | |
| JP2016506708A5 (https=) | ||
| WO2013070425A3 (en) | Conserving power through work load estimation for a portable computing device using scheduled resource set transitions | |
| EP1975761A3 (en) | Microprocessor with improved performance during P-state transitions | |
| JP6438429B2 (ja) | 発振器をベースとする周波数ロックループ | |
| US10411683B2 (en) | Information processing device, information processing method, and computer-readable recording medium | |
| TWI599178B (zh) | 高解析度之脈衝寬度調變器 | |
| JP2015042031A5 (https=) | ||
| KR101406087B1 (ko) | 분주기 및 분주기의 분주 방법 | |
| JP2011248579A5 (https=) | ||
| CN111565041B (zh) | 一种快速起振电路及快速起振方法 | |
| JP2014002456A (ja) | 入力信号処理装置 | |
| US8786374B2 (en) | Error detection at an oscillator | |
| CN103378852B (zh) | 动态调整振荡源起振电流的控制电路及方法 | |
| CN104660226B (zh) | 一种具有门控猝发功能的信号发生器 | |
| JP2012254189A5 (https=) | ||
| KR20140082359A (ko) | 반도체 장치 및 이의 데이터 출력 타이밍 제어 방법 | |
| US8803571B1 (en) | Reset signal propagation in an integrated circuit | |
| KR101332078B1 (ko) | 전원리셋장치 | |
| PL421077A1 (pl) | Sterownik przekaźnika czasowego |