JP2013157044A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2013157044A5 JP2013157044A5 JP2012014712A JP2012014712A JP2013157044A5 JP 2013157044 A5 JP2013157044 A5 JP 2013157044A5 JP 2012014712 A JP2012014712 A JP 2012014712A JP 2012014712 A JP2012014712 A JP 2012014712A JP 2013157044 A5 JP2013157044 A5 JP 2013157044A5
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- bit line
- state
- control
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 239000004065 semiconductor Substances 0.000 claims 11
- 230000004044 response Effects 0.000 claims 5
- 239000003990 capacitor Substances 0.000 claims 1
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2012014712A JP2013157044A (ja) | 2012-01-27 | 2012-01-27 | 半導体装置 |
| US13/748,433 US9245612B2 (en) | 2012-01-27 | 2013-01-23 | Semiconductor device having bit lines hierarchically structured |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2012014712A JP2013157044A (ja) | 2012-01-27 | 2012-01-27 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2013157044A JP2013157044A (ja) | 2013-08-15 |
| JP2013157044A5 true JP2013157044A5 (enExample) | 2015-02-26 |
Family
ID=48870078
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2012014712A Withdrawn JP2013157044A (ja) | 2012-01-27 | 2012-01-27 | 半導体装置 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US9245612B2 (enExample) |
| JP (1) | JP2013157044A (enExample) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8004926B2 (en) * | 2008-02-05 | 2011-08-23 | Marvell World Trade Ltd. | System and method for memory array decoding |
| JP2015170379A (ja) | 2014-03-10 | 2015-09-28 | マイクロン テクノロジー, インク. | 半導体装置 |
| JP2016170303A (ja) * | 2015-03-13 | 2016-09-23 | シナプティクス・ジャパン合同会社 | 半導体装置及び電子機器 |
| ITUA20161478A1 (it) | 2016-03-09 | 2017-09-09 | St Microelectronics Srl | Circuito e metodo di lettura di una cella di memoria di un dispositivo di memoria non volatile |
| US9542980B1 (en) * | 2016-03-29 | 2017-01-10 | Nanya Technology Corp. | Sense amplifier with mini-gap architecture and parallel interconnect |
| US10468087B2 (en) | 2016-07-28 | 2019-11-05 | Micron Technology, Inc. | Apparatuses and methods for operations in a self-refresh state |
| WO2018125135A1 (en) * | 2016-12-29 | 2018-07-05 | Intel Corporation | Sram with hierarchical bit lines in monolithic 3d integrated chips |
| TW202431270A (zh) * | 2019-03-29 | 2024-08-01 | 日商半導體能源研究所股份有限公司 | 半導體裝置 |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH07111083A (ja) * | 1993-08-20 | 1995-04-25 | Mitsubishi Electric Corp | 半導体記憶装置 |
| JP4909619B2 (ja) * | 2006-04-13 | 2012-04-04 | パナソニック株式会社 | 半導体記憶装置 |
| JP5222619B2 (ja) | 2008-05-02 | 2013-06-26 | 株式会社日立製作所 | 半導体装置 |
| JP5518313B2 (ja) | 2008-08-29 | 2014-06-11 | ピーエスフォー ルクスコ エスエイアールエル | センスアンプ回路及び半導体記憶装置 |
| JP5666108B2 (ja) * | 2009-07-30 | 2015-02-12 | ピーエスフォー ルクスコ エスエイアールエルPS4 Luxco S.a.r.l. | 半導体装置及びこれを備えるシステム |
| JP2011034614A (ja) * | 2009-07-30 | 2011-02-17 | Elpida Memory Inc | 半導体装置及びこれを備えるシステム |
| JP2011129237A (ja) * | 2009-12-21 | 2011-06-30 | Elpida Memory Inc | 半導体装置及び半導体記憶装置 |
| JP2011175719A (ja) * | 2010-02-25 | 2011-09-08 | Elpida Memory Inc | 半導体装置 |
| JP2012099195A (ja) * | 2010-11-04 | 2012-05-24 | Elpida Memory Inc | 半導体装置 |
| JP2012123893A (ja) * | 2010-11-19 | 2012-06-28 | Elpida Memory Inc | 半導体装置 |
| JP2012123878A (ja) * | 2010-12-09 | 2012-06-28 | Elpida Memory Inc | 半導体装置及びその制御方法 |
-
2012
- 2012-01-27 JP JP2012014712A patent/JP2013157044A/ja not_active Withdrawn
-
2013
- 2013-01-23 US US13/748,433 patent/US9245612B2/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2013157044A5 (enExample) | ||
| US10074408B2 (en) | Bit line sense amplifier | |
| US7738306B2 (en) | Method to improve the write speed for memory products | |
| US9324408B2 (en) | Semiconductor devices and semiconductor systems including the same | |
| JP2013122810A5 (ja) | メモリ装置とセンシング及びラッチ回路 | |
| TW201921352A (zh) | 包含二電晶體一電容器之記憶體及用於存取該記憶體的裝置與方法 | |
| JP2013008435A5 (enExample) | ||
| JP2013525936A5 (enExample) | ||
| KR101026658B1 (ko) | 단일-종단 감지 증폭기를 갖는 반도체 디바이스 | |
| JP2018525765A (ja) | トリプルレベルセル・ダイナミック・ランダム・アクセス・メモリおよびその読み取り方法 | |
| KR20110001411A (ko) | 감지 증폭기 및 이를 이용한 반도체 집적회로 | |
| US8279686B2 (en) | Memory circuits, systems, and methods for providing bit line equalization voltages | |
| KR20110066512A (ko) | 반도체 메모리 소자 및 그 구동방법 | |
| US9245612B2 (en) | Semiconductor device having bit lines hierarchically structured | |
| JP2013084319A5 (ja) | 半導体装置 | |
| JP2012256824A5 (enExample) | ||
| JP2013239222A (ja) | 半導体装置 | |
| KR20160018225A (ko) | 반도체 메모리 장치 | |
| JP2016219089A5 (ja) | 半導体装置 | |
| JP2008305469A (ja) | 半導体記憶装置 | |
| US8279692B2 (en) | Semiconductor device having hierarchical data line structure and control method thereof | |
| JP2010033642A (ja) | 半導体記憶装置 | |
| JP5190326B2 (ja) | 強誘電体メモリ装置 | |
| US8947964B2 (en) | Current sense amplifiers, memory devices and methods | |
| US20130257175A1 (en) | Semiconductor device having compensation capacitor to stabilize power-supply voltage |