JP2013145554A5 - - Google Patents

Download PDF

Info

Publication number
JP2013145554A5
JP2013145554A5 JP2012282703A JP2012282703A JP2013145554A5 JP 2013145554 A5 JP2013145554 A5 JP 2013145554A5 JP 2012282703 A JP2012282703 A JP 2012282703A JP 2012282703 A JP2012282703 A JP 2012282703A JP 2013145554 A5 JP2013145554 A5 JP 2013145554A5
Authority
JP
Japan
Prior art keywords
connections
module
signal
connection
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2012282703A
Other languages
English (en)
Japanese (ja)
Other versions
JP2013145554A (ja
JP6358774B2 (ja
Filing date
Publication date
Priority claimed from US13/339,130 external-priority patent/US8895981B2/en
Application filed filed Critical
Publication of JP2013145554A publication Critical patent/JP2013145554A/ja
Publication of JP2013145554A5 publication Critical patent/JP2013145554A5/ja
Application granted granted Critical
Publication of JP6358774B2 publication Critical patent/JP6358774B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2012282703A 2011-12-28 2012-12-26 リルート可能なダイ間通信を用いるマルチチップモジュール Expired - Fee Related JP6358774B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/339,130 2011-12-28
US13/339,130 US8895981B2 (en) 2011-12-28 2011-12-28 Multichip module with reroutable inter-die communication

Publications (3)

Publication Number Publication Date
JP2013145554A JP2013145554A (ja) 2013-07-25
JP2013145554A5 true JP2013145554A5 (enExample) 2015-12-17
JP6358774B2 JP6358774B2 (ja) 2018-07-18

Family

ID=47469790

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012282703A Expired - Fee Related JP6358774B2 (ja) 2011-12-28 2012-12-26 リルート可能なダイ間通信を用いるマルチチップモジュール

Country Status (4)

Country Link
US (2) US8895981B2 (enExample)
EP (1) EP2610900A3 (enExample)
JP (1) JP6358774B2 (enExample)
CN (1) CN103219308B (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9030227B1 (en) * 2013-08-20 2015-05-12 Altera Corporation Methods and apparatus for providing redundancy on multi-chip devices
KR20150043045A (ko) * 2013-10-14 2015-04-22 에스케이하이닉스 주식회사 반도체 장치
JP6398451B2 (ja) 2014-08-11 2018-10-03 富士通株式会社 半導体回路装置および半導体回路装置の試験方法
JP6488699B2 (ja) 2014-12-26 2019-03-27 富士通株式会社 試験回路および試験回路の制御方法
US10082541B2 (en) * 2015-06-11 2018-09-25 Altera Corporation Mixed redundancy scheme for inter-die interconnects in a multichip package
US10064276B2 (en) * 2015-10-21 2018-08-28 Adventive Ipbank 3D bendable printed circuit board with redundant interconnections
US20220244323A9 (en) * 2018-06-01 2022-08-04 Lexmark International, Inc. Magnetic Sensor Array Device Optimizations and Hybrid Magnetic Camera
US12452173B2 (en) * 2023-12-19 2025-10-21 Advanced Micro Devices, Inc. Reduced mesh lane routing

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3301047B2 (ja) * 1993-09-16 2002-07-15 株式会社日立製作所 半導体メモリシステム
US5701263A (en) * 1995-08-28 1997-12-23 Hyundai Electronics America Inverse discrete cosine transform processor for VLSI implementation
US5905383A (en) * 1995-08-29 1999-05-18 Tektronix, Inc. Multi-chip module development substrate
JPH11331374A (ja) * 1998-05-20 1999-11-30 Nec Corp クロスバスイッチ装置及びその冗長化方法
JP2002009156A (ja) * 2000-06-16 2002-01-11 Hitachi Ltd 論理モジュール及び論理エミュレーション方法
JP2003309183A (ja) * 2002-04-17 2003-10-31 Toshiba Corp 半導体システム、半導体システムの接続テスト方法及び半導体システムの製造方法
JP2004028885A (ja) * 2002-06-27 2004-01-29 Fujitsu Ltd 半導体装置、半導体パッケージ及び半導体装置の試験方法
US7124213B2 (en) * 2003-09-30 2006-10-17 International Business Machines Corporation Device having spare I/O and method of using a device having spare I/O
US6991947B1 (en) * 2004-03-22 2006-01-31 Tushar Gheewala Hybrid semiconductor circuit with programmable intraconnectivity
US7310758B1 (en) * 2005-08-22 2007-12-18 Xilinx, Inc. Circuit for and method of implementing programmable logic devices
US7707465B2 (en) * 2006-01-26 2010-04-27 International Business Machines Corporation Routing of shared I/O fabric error messages in a multi-host environment to a master control root node
US7602056B2 (en) * 2006-06-14 2009-10-13 Intel Corporation On-die termination method for multi-chip packages
US7475315B1 (en) * 2007-01-10 2009-01-06 Altera Corporation Configurable built in self test circuitry for testing memory arrays
US8384417B2 (en) * 2008-09-10 2013-02-26 Qualcomm Incorporated Systems and methods utilizing redundancy in semiconductor chip interconnects
US20130159587A1 (en) * 2011-12-15 2013-06-20 Aaron Nygren Interconnect Redundancy for Multi-Interconnect Device

Similar Documents

Publication Publication Date Title
JP2013145554A5 (enExample)
TWI462108B (zh) 用於測試多裝置系統的方法及電路
US20140082453A1 (en) Substitute redundant memory
CN102970013B (zh) 基于扫描链的芯片内部寄存器复位方法及复位控制装置
JP2016535913A5 (enExample)
TW200537499A (en) Multi-input/output repair method of NAND flash memory device and nand flash memory device thereof
CN101630337A (zh) 一种提高芯片成品率的实现方法
US20150100837A1 (en) Semiconductor memory device and semiconductor system including the same
CN105097045A (zh) 用于nand闪存器件中的缺陷修复的方法和装置
KR20130046767A (ko) 테스트회로를 포함하는 반도체장치 및 번인테스트 방법
CN106098104A (zh) Fpga芯片内嵌bram核的测试系统及方法
JP2010244596A5 (enExample)
JP5611916B2 (ja) 半導体集積回路
US10338984B2 (en) Storage control apparatus, storage apparatus, and storage control method
US20090265589A2 (en) Data channel test apparatus and method thereof
CN105279051A (zh) 一种实现管脚复用的方法及装置
CN103426481A (zh) 列修复电路
JP2013257640A (ja) コンフィグレーション制御装置、コンフィグレーション制御方法及びコンフィグレーション制御プログラム
US20150058664A1 (en) Dynamic memory cell replacement using column redundancy
US8587978B2 (en) Nonvolatile memory apparatus, repair circuit for the same, and method for reading code addressable memory data
US20180151246A1 (en) Built-in self-test for embedded spin-transfer torque magnetic random access memory
CN106446311A (zh) Cpu告警电路及告警方法
JP2011034642A5 (ja) メモリテスト回路
CN103038829A (zh) 用以使由于纠错而引起的老化相关的性能退化最小化的nand存储器控制器中的动态缓冲管理
Safayenikoo et al. A new traffic compression method for end-to-end memory accesses in 3D chip-multiprocessors