JP2016535913A5 - - Google Patents

Download PDF

Info

Publication number
JP2016535913A5
JP2016535913A5 JP2016551066A JP2016551066A JP2016535913A5 JP 2016535913 A5 JP2016535913 A5 JP 2016535913A5 JP 2016551066 A JP2016551066 A JP 2016551066A JP 2016551066 A JP2016551066 A JP 2016551066A JP 2016535913 A5 JP2016535913 A5 JP 2016535913A5
Authority
JP
Japan
Prior art keywords
configurable
processing circuit
thread
configuration
switch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2016551066A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016535913A (ja
JP6708552B2 (ja
Filing date
Publication date
Priority claimed from GB1319279.4A external-priority patent/GB2519813B/en
Application filed filed Critical
Publication of JP2016535913A publication Critical patent/JP2016535913A/ja
Publication of JP2016535913A5 publication Critical patent/JP2016535913A5/ja
Application granted granted Critical
Publication of JP6708552B2 publication Critical patent/JP6708552B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2016551066A 2013-10-31 2014-10-28 パイプライン化構成可能プロセッサ Active JP6708552B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
GB1319279.4A GB2519813B (en) 2013-10-31 2013-10-31 Pipelined configurable processor
GB1319279.4 2013-10-31
PCT/GB2014/053200 WO2015063466A1 (en) 2013-10-31 2014-10-28 Pipelined configurable processor

Publications (3)

Publication Number Publication Date
JP2016535913A JP2016535913A (ja) 2016-11-17
JP2016535913A5 true JP2016535913A5 (enExample) 2017-12-14
JP6708552B2 JP6708552B2 (ja) 2020-06-10

Family

ID=49767493

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016551066A Active JP6708552B2 (ja) 2013-10-31 2014-10-28 パイプライン化構成可能プロセッサ

Country Status (7)

Country Link
US (3) US9658985B2 (enExample)
EP (1) EP3063651A1 (enExample)
JP (1) JP6708552B2 (enExample)
KR (1) KR20160105774A (enExample)
CN (1) CN105830054B (enExample)
GB (2) GB2519813B (enExample)
WO (1) WO2015063466A1 (enExample)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2519813B (en) * 2013-10-31 2016-03-30 Silicon Tailor Ltd Pipelined configurable processor
JP6816380B2 (ja) * 2016-04-15 2021-01-20 オムロン株式会社 画像処理装置、画像処理方法、情報処理プログラム、および記録媒体
CN107953330A (zh) * 2016-10-18 2018-04-24 珠海格力智能装备有限公司 机器人及其控制方法和装置
CN107962560B (zh) * 2016-10-18 2020-08-07 珠海格力智能装备有限公司 机器人及其控制方法和装置
US11055807B2 (en) * 2017-06-12 2021-07-06 Apple Inc. Method and system for a transactional based display pipeline to interface with graphics processing units
WO2019089816A2 (en) 2017-10-31 2019-05-09 Micron Technology, Inc. System having a hybrid threading processor, a hybrid threading fabric having configurable computing elements, and a hybrid interconnection network
EP3704595A4 (en) * 2017-10-31 2021-12-22 Micron Technology, Inc. SYSTEM WITH A HYBRID THREADING PROCESSOR, HYBRID THREADING MATRIX WITH CONFIGURABLE COMPUTER ELEMENTS AND HYBRID CONNECTION NETWORK
WO2019191741A1 (en) * 2018-03-31 2019-10-03 Micron Technology, Inc. Execution control of a multi-threaded, self-scheduling reconfigurable computing fabric
WO2019191738A1 (en) * 2018-03-31 2019-10-03 Micron Technology, Inc. Backpressure control using a stop signal for a multi-threaded, self-scheduling reconfigurable computing fabric
KR102447816B1 (ko) * 2018-03-31 2022-09-27 마이크론 테크놀로지, 인크. 멀티 스레드, 자체 스케줄링 재구성 가능한 컴퓨팅 패브릭에 대한 다수의 유형의 스레드 식별자
US11288074B2 (en) 2018-03-31 2022-03-29 Micron Technology, Inc. Loop execution control for a multi-threaded, self-scheduling reconfigurable computing fabric using a reenter queue
US11119768B2 (en) 2018-03-31 2021-09-14 Micron Technology, Inc. Conditional branching control for a multi-threaded, self-scheduling reconfigurable computing fabric
WO2019191742A1 (en) 2018-03-31 2019-10-03 Micron Technology, Inc. Loop thread order execution control of a multi-threaded, self-scheduling reconfigurable computing fabric
EP3776242A1 (en) * 2018-03-31 2021-02-17 Micron Technology, Inc. Multi-threaded self-scheduling reconfigurable computing fabric
EP3776236A1 (en) * 2018-03-31 2021-02-17 Micron Technology, Inc. Efficient loop execution for a multi-threaded, self-scheduling reconfigurable computing fabric
US11119972B2 (en) * 2018-05-07 2021-09-14 Micron Technology, Inc. Multi-threaded, self-scheduling processor
US11074213B2 (en) * 2019-06-29 2021-07-27 Intel Corporation Apparatuses, methods, and systems for vector processor architecture having an array of identical circuit blocks
US11573834B2 (en) 2019-08-22 2023-02-07 Micron Technology, Inc. Computational partition for a multi-threaded, self-scheduling reconfigurable computing fabric
US11150900B2 (en) 2019-08-28 2021-10-19 Micron Technology, Inc. Execution or write mask generation for data selection in a multi-threaded, self-scheduling reconfigurable computing fabric
US11494331B2 (en) 2019-09-10 2022-11-08 Cornami, Inc. Reconfigurable processor circuit architecture
DE102020131666A1 (de) * 2020-05-05 2021-11-11 Intel Corporation Skalierbare Multiplikationsbeschleunigung dünnbesetzter Matrizen unter Verwendung systolischer Arrays mit Rückkopplungseingaben
US12293093B2 (en) 2021-06-28 2025-05-06 Google Llc Control of deterministic machine learning systems using trigger tables and configuration state registries
US11709796B2 (en) * 2021-08-16 2023-07-25 Micron Technology, Inc. Data input/output operations during loop execution in a reconfigurable compute fabric
KR102571234B1 (ko) 2023-02-21 2023-08-25 메티스엑스 주식회사 매니코어 시스템의 스레드 관리 방법 및 장치
CN116450570B (zh) * 2023-06-19 2023-10-17 先进能源科学与技术广东省实验室 基于fpga的32位risc-v处理器及电子设备

Family Cites Families (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6282627B1 (en) 1998-06-29 2001-08-28 Chameleon Systems, Inc. Integrated processor and programmable data path chip for reconfigurable computing
US6349346B1 (en) 1999-09-23 2002-02-19 Chameleon Systems, Inc. Control fabric unit including associated configuration memory and PSOP state machine adapted to provide configuration address to reconfigurable functional unit
US6693456B2 (en) * 2000-08-04 2004-02-17 Leopard Logic Inc. Interconnection network for a field programmable gate array
US6759869B1 (en) * 2002-06-05 2004-07-06 Xilinx, Inc. Large crossbar switch implemented in FPGA
US6925643B2 (en) * 2002-10-11 2005-08-02 Sandbridge Technologies, Inc. Method and apparatus for thread-based memory access in a multithreaded processor
US7149996B1 (en) * 2003-07-11 2006-12-12 Xilinx, Inc. Reconfigurable multi-stage crossbar
US7424599B2 (en) 2003-08-28 2008-09-09 Mips Technologies, Inc. Apparatus, method, and instruction for software management of multiple computational contexts in a multithreaded microprocessor
US7263599B2 (en) 2004-02-06 2007-08-28 Infineon Technologies Thread ID in a multithreaded processor
JP4484756B2 (ja) * 2004-06-21 2010-06-16 三洋電機株式会社 リコンフィギュラブル回路および処理装置
US7873776B2 (en) * 2004-06-30 2011-01-18 Oracle America, Inc. Multiple-core processor with support for multiple virtual processors
US7224184B1 (en) * 2004-11-05 2007-05-29 Xilinx, Inc. High bandwidth reconfigurable on-chip network for reconfigurable systems
US7276933B1 (en) 2004-11-08 2007-10-02 Tabula, Inc. Reconfigurable IC that has sections running at different looperness
US7926055B2 (en) * 2005-04-12 2011-04-12 Panasonic Corporation Processor capable of reconfiguring a logical circuit
CN101546255A (zh) * 2005-04-12 2009-09-30 松下电器产业株式会社 处理器
WO2006114642A1 (en) * 2005-04-28 2006-11-02 The University Court Of The University Of Edinburgh Reconfigurable instruction cell array
US7768301B2 (en) * 2006-01-17 2010-08-03 Abound Logic, S.A.S. Reconfigurable integrated circuits with scalable architecture including a plurality of special function elements
US8868888B2 (en) 2007-09-06 2014-10-21 Qualcomm Incorporated System and method of executing instructions in a multi-stage data processing pipeline
US7825685B2 (en) * 2007-09-06 2010-11-02 Tabula, Inc. Configuration context switcher with a clocked storage element
US7902862B2 (en) * 2007-09-14 2011-03-08 Agate Logic, Inc. High-bandwidth interconnect network for an integrated circuit
US8006073B1 (en) * 2007-09-28 2011-08-23 Oracle America, Inc. Simultaneous speculative threading light mode
US8078833B2 (en) * 2008-05-29 2011-12-13 Axis Semiconductor, Inc. Microprocessor with highly configurable pipeline and executional unit internal hierarchal structures, optimizable for different types of computational functions
JP2010146102A (ja) * 2008-12-16 2010-07-01 Sanyo Electric Co Ltd 演算処理装置および記憶領域割当方法
US8126002B2 (en) * 2009-03-31 2012-02-28 Juniper Networks, Inc. Methods and apparatus related to a shared memory buffer for variable-sized cells
US8352669B2 (en) * 2009-04-27 2013-01-08 Lsi Corporation Buffered crossbar switch system
US8006075B2 (en) * 2009-05-21 2011-08-23 Oracle America, Inc. Dynamically allocated store queue for a multithreaded processor
JPWO2011125174A1 (ja) * 2010-04-06 2013-07-08 トヨタ自動車株式会社 動的再構成プロセッサ及びその動作方法
US20110276760A1 (en) * 2010-05-06 2011-11-10 Chou Yuan C Non-committing store instructions
US7982497B1 (en) 2010-06-21 2011-07-19 Xilinx, Inc. Multiplexer-based interconnection network
US20120284501A1 (en) * 2011-05-06 2012-11-08 Xcelemor, Inc. Computing system with hardware reconfiguration mechanism and method of operation thereof
US9166928B2 (en) * 2011-09-30 2015-10-20 The Hong Kong University Of Science And Technology Scalable 3-stage crossbar switch
GB2519813B (en) * 2013-10-31 2016-03-30 Silicon Tailor Ltd Pipelined configurable processor

Similar Documents

Publication Publication Date Title
JP2016535913A5 (enExample)
WO2015063466A4 (en) Pipelined configurable processor
US10042404B2 (en) Automatic generation of power management sequence in a SoC or NoC
WO2018009240A3 (en) Superconducting system architecture for high-performance energy-efficient cryogenic computing
US9753667B2 (en) High bandwidth memory and glitch-less differential XOR
JP2014504767A5 (enExample)
WO2015188163A1 (en) Systems and methods involving multi-bank, dual-pipe memory circuitry
US9705505B2 (en) Reconfigurable semiconductor device
JP2016518750A5 (enExample)
CN103370113B (zh) 数据存储方法及系统
JP2013016157A5 (ja) キャッシュメモリ
US9779785B2 (en) Computer architecture using compute/storage tiles
WO2014163099A3 (ja) 再構成可能な論理デバイス
CN105549899A (zh) 用于维持嵌入式存储器块中的存储器访问相干性的系统和方法
CN102184214B (zh) 一种数据分组快速查找定位法
CN102789190B (zh) 适用于不同类型fpga电路编程的列地址分配器电路
CN105634468B (zh) 一种fpga的布线方法和宏单元
JP2016520239A5 (enExample)
CN105608033B (zh) 半导体装置及其操作方法
WO2016024111A1 (en) Reconfigurable integrated circuit with on-chip configuration generation
CN105432018A (zh) 逻辑运算装置
CN103914429A (zh) 用于粗粒度动态可重构阵列的多模式数据传输互连器
CN104678815A (zh) Fpga芯片的接口结构及配置方法
US10579573B2 (en) Method of implementing a network ASIC in a network device
JP2007243976A5 (enExample)