JP2012105277A - レベル変換器、それを含むシステムオンチップ、及びそれを含むマルチメディア装置 - Google Patents

レベル変換器、それを含むシステムオンチップ、及びそれを含むマルチメディア装置 Download PDF

Info

Publication number
JP2012105277A
JP2012105277A JP2011247518A JP2011247518A JP2012105277A JP 2012105277 A JP2012105277 A JP 2012105277A JP 2011247518 A JP2011247518 A JP 2011247518A JP 2011247518 A JP2011247518 A JP 2011247518A JP 2012105277 A JP2012105277 A JP 2012105277A
Authority
JP
Japan
Prior art keywords
voltage
clock
control unit
inverter
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2011247518A
Other languages
English (en)
Japanese (ja)
Other versions
JP2012105277A5 (enrdf_load_stackoverflow
Inventor
Jachun Ku
滋天 具
Kyoungmook Lim
慶默 林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of JP2012105277A publication Critical patent/JP2012105277A/ja
Publication of JP2012105277A5 publication Critical patent/JP2012105277A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00315—Modifications for increasing the reliability for protection in field-effect transistor circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
JP2011247518A 2010-11-12 2011-11-11 レベル変換器、それを含むシステムオンチップ、及びそれを含むマルチメディア装置 Pending JP2012105277A (ja)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US41295210P 2010-11-12 2010-11-12
US61/412,952 2010-11-12
KR10-2011-0005020 2011-01-18
KR1020110005020A KR20120051562A (ko) 2010-11-12 2011-01-18 레벨 변환기, 그것을 포함하는 시스템-온-칩, 그리고 그것을 포함하는 멀티미디어 장치

Publications (2)

Publication Number Publication Date
JP2012105277A true JP2012105277A (ja) 2012-05-31
JP2012105277A5 JP2012105277A5 (enrdf_load_stackoverflow) 2014-12-18

Family

ID=46268624

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2011247518A Pending JP2012105277A (ja) 2010-11-12 2011-11-11 レベル変換器、それを含むシステムオンチップ、及びそれを含むマルチメディア装置

Country Status (3)

Country Link
JP (1) JP2012105277A (enrdf_load_stackoverflow)
KR (1) KR20120051562A (enrdf_load_stackoverflow)
CN (1) CN102545874A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9263949B2 (en) 2014-02-24 2016-02-16 Sony Corporation Voltage conversion circuit and electronic circuit
JP2017069942A (ja) * 2015-09-30 2017-04-06 ラピスセミコンダクタ株式会社 インターフェース回路

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20180091150A1 (en) * 2016-09-27 2018-03-29 Intel Corporation Fused voltage level shifting latch
US10651832B2 (en) * 2018-08-10 2020-05-12 Taiwan Semiconductor Manufacturing Company, Ltd. Level shifter
CN110136667B (zh) * 2019-05-06 2021-06-04 晶晨半导体(上海)股份有限公司 一种驱动电路
KR20220085266A (ko) 2020-12-15 2022-06-22 에스케이하이닉스 주식회사 전원 도메인 변경 회로와 그의 동작 방법
CN113098486B (zh) * 2021-04-29 2024-11-26 浙江芯劢微电子股份有限公司 低电平逻辑转高电平逻辑的高频levelshift电路与电路系统

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11163713A (ja) * 1997-11-25 1999-06-18 Hitachi Ltd 半導体集積回路装置
JP2005045796A (ja) * 2003-07-22 2005-02-17 Samsung Electronics Co Ltd レベルダウン回路を含むインターフェース回路
JP2006295926A (ja) * 2005-04-06 2006-10-26 Samsung Electronics Co Ltd 電圧レベルシフタを備えるインターフェース回路
JP2008102766A (ja) * 2006-10-19 2008-05-01 Denso Corp 電子回路

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7355446B2 (en) * 2005-05-20 2008-04-08 Samsung Electronics Co., Ltd. Voltage conversion circuit with stable transition delay characteristic
US7808294B1 (en) * 2007-10-15 2010-10-05 Netlogic Microsystems, Inc. Level shifter with balanced rise and fall times
CN201323565Y (zh) * 2008-11-30 2009-10-07 中兴通讯股份有限公司 时钟信号电平转换电路

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11163713A (ja) * 1997-11-25 1999-06-18 Hitachi Ltd 半導体集積回路装置
JP2005045796A (ja) * 2003-07-22 2005-02-17 Samsung Electronics Co Ltd レベルダウン回路を含むインターフェース回路
JP2006295926A (ja) * 2005-04-06 2006-10-26 Samsung Electronics Co Ltd 電圧レベルシフタを備えるインターフェース回路
JP2008102766A (ja) * 2006-10-19 2008-05-01 Denso Corp 電子回路

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9263949B2 (en) 2014-02-24 2016-02-16 Sony Corporation Voltage conversion circuit and electronic circuit
JP2017069942A (ja) * 2015-09-30 2017-04-06 ラピスセミコンダクタ株式会社 インターフェース回路

Also Published As

Publication number Publication date
CN102545874A (zh) 2012-07-04
KR20120051562A (ko) 2012-05-22

Similar Documents

Publication Publication Date Title
JP2012105277A (ja) レベル変換器、それを含むシステムオンチップ、及びそれを含むマルチメディア装置
US9722606B2 (en) Digital clamp for state retention
JP5745029B2 (ja) 測定された動作特性に基づいてクロック信号を調整するための回路、システムおよび方法
US8970454B2 (en) Level shifter, system-on-chip including the same, and multimedia device including the same
CN106063071B (zh) 用于低功率模式期间的电荷恢复的装置
TW201539470A (zh) 應用處理器、記憶體裝置以及攜帶型裝置
KR20180120162A (ko) 양-방향 멀티-모드 전하 펌프
CN103295620B (zh) 命令译码器
KR20150005366A (ko) 반도체장치 및 반도체시스템
JP2012105277A5 (enrdf_load_stackoverflow)
US9698764B2 (en) Quadrature divider
JP2013534114A (ja) マルチ電圧レベルのマルチダイナミック回路構造デバイス
JP6937548B2 (ja) スキャンラインドライバ
US20210064076A1 (en) Low power clock gate circuit
CN102467972A (zh) 一种动态移位寄存器单元及动态移位寄存器
KR101041278B1 (ko) 부트스트래핑 기술을 이용한 상보신호출력장치
TWI506541B (zh) 自回授亂數產生器及其自回授亂數產生方法
CN104579309A (zh) 互补金属氧化物半导体（cmos）反相器电路装置
US8981828B2 (en) Multi-phase generator
KR20150018109A (ko) 반도체 메모리 장치
KR20120140013A (ko) 펄스 생성기
US9276575B2 (en) Low leakage state retention synchronizer
US10536148B2 (en) Apparatus and system of a level shifter
US8907700B2 (en) Clock-delayed domino logic circuit
JP5664473B2 (ja) 回路装置及び電子機器

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20141104

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20141104

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20141226

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20150410

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20150420

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20150928