JP2012105277A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2012105277A5 JP2012105277A5 JP2011247518A JP2011247518A JP2012105277A5 JP 2012105277 A5 JP2012105277 A5 JP 2012105277A5 JP 2011247518 A JP2011247518 A JP 2011247518A JP 2011247518 A JP2011247518 A JP 2011247518A JP 2012105277 A5 JP2012105277 A5 JP 2012105277A5
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- clock
- control unit
- inverter
- processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000006243 chemical reaction Methods 0.000 claims 15
- 230000004044 response Effects 0.000 claims 5
- 230000000630 rising effect Effects 0.000 claims 2
- 238000000034 method Methods 0.000 claims 1
- 230000002093 peripheral effect Effects 0.000 claims 1
- 230000001360 synchronised effect Effects 0.000 claims 1
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US41295210P | 2010-11-12 | 2010-11-12 | |
US61/412,952 | 2010-11-12 | ||
KR10-2011-0005020 | 2011-01-18 | ||
KR1020110005020A KR20120051562A (ko) | 2010-11-12 | 2011-01-18 | 레벨 변환기, 그것을 포함하는 시스템-온-칩, 그리고 그것을 포함하는 멀티미디어 장치 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2012105277A JP2012105277A (ja) | 2012-05-31 |
JP2012105277A5 true JP2012105277A5 (enrdf_load_stackoverflow) | 2014-12-18 |
Family
ID=46268624
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2011247518A Pending JP2012105277A (ja) | 2010-11-12 | 2011-11-11 | レベル変換器、それを含むシステムオンチップ、及びそれを含むマルチメディア装置 |
Country Status (3)
Country | Link |
---|---|
JP (1) | JP2012105277A (enrdf_load_stackoverflow) |
KR (1) | KR20120051562A (enrdf_load_stackoverflow) |
CN (1) | CN102545874A (enrdf_load_stackoverflow) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2015159434A (ja) | 2014-02-24 | 2015-09-03 | ソニー株式会社 | 電圧変換回路、および、電子回路 |
JP2017069942A (ja) * | 2015-09-30 | 2017-04-06 | ラピスセミコンダクタ株式会社 | インターフェース回路 |
US20180091150A1 (en) * | 2016-09-27 | 2018-03-29 | Intel Corporation | Fused voltage level shifting latch |
US10651832B2 (en) * | 2018-08-10 | 2020-05-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Level shifter |
CN110136667B (zh) * | 2019-05-06 | 2021-06-04 | 晶晨半导体(上海)股份有限公司 | 一种驱动电路 |
KR20220085266A (ko) | 2020-12-15 | 2022-06-22 | 에스케이하이닉스 주식회사 | 전원 도메인 변경 회로와 그의 동작 방법 |
CN113098486B (zh) * | 2021-04-29 | 2024-11-26 | 浙江芯劢微电子股份有限公司 | 低电平逻辑转高电平逻辑的高频levelshift电路与电路系统 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11163713A (ja) * | 1997-11-25 | 1999-06-18 | Hitachi Ltd | 半導体集積回路装置 |
US7190206B2 (en) * | 2003-07-22 | 2007-03-13 | Samsung Electronics Co., Ltd. | Interface circuit and signal clamping circuit using level-down shifter |
KR20060106106A (ko) * | 2005-04-06 | 2006-10-12 | 삼성전자주식회사 | 고속 레벨 쉬프터 |
US7355446B2 (en) * | 2005-05-20 | 2008-04-08 | Samsung Electronics Co., Ltd. | Voltage conversion circuit with stable transition delay characteristic |
JP4656040B2 (ja) * | 2006-10-19 | 2011-03-23 | 株式会社デンソー | 電子回路 |
US7808294B1 (en) * | 2007-10-15 | 2010-10-05 | Netlogic Microsystems, Inc. | Level shifter with balanced rise and fall times |
CN201323565Y (zh) * | 2008-11-30 | 2009-10-07 | 中兴通讯股份有限公司 | 时钟信号电平转换电路 |
-
2011
- 2011-01-18 KR KR1020110005020A patent/KR20120051562A/ko not_active Withdrawn
- 2011-11-11 JP JP2011247518A patent/JP2012105277A/ja active Pending
- 2011-11-14 CN CN2011103594188A patent/CN102545874A/zh active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2012105277A5 (enrdf_load_stackoverflow) | ||
KR101754728B1 (ko) | 고속 위상 고정을 위한 장치와 방법 | |
JP2011071995A5 (ja) | カウンタ回路 | |
JP2008157971A5 (enrdf_load_stackoverflow) | ||
CN103295620B (zh) | 命令译码器 | |
US20170047917A1 (en) | Signal delay cells | |
TW201212500A (en) | Method and apparatus to provide a clock signal to a charge pump | |
US20180226985A1 (en) | Scalable interleaved digital-to-time converter circuit for clock generation | |
JP2012105277A (ja) | レベル変換器、それを含むシステムオンチップ、及びそれを含むマルチメディア装置 | |
JP5759581B2 (ja) | サンプリング回路のタイミング不整合を減少させるための装置および方法 | |
JP2017508319A5 (enrdf_load_stackoverflow) | ||
CN105490675A (zh) | 时钟动态切换方法及装置 | |
KR101883652B1 (ko) | 반도체 장치 및 그 구동방법 | |
JP5656179B2 (ja) | 複合データのレベルシフタおよびデスキュー装置 | |
KR20160038671A (ko) | 풀 핸드세이크를 지원하는 시스템온칩 및 이를 포함하는 모바일 장치 | |
JP2015525980A5 (enrdf_load_stackoverflow) | ||
US9537477B2 (en) | Semiconductor apparatus capable of converting a frequency of an input clock | |
JP6055867B2 (ja) | 乱数発生器およびその乱数発生方法 | |
WO2015041645A1 (en) | Quadrature divider | |
CN103338037B (zh) | 一种锁相环中时钟信号转数字信号的方法和装置 | |
JP2010141594A (ja) | クロック再生回路及びクロック再生方法 | |
WO2018068510A1 (zh) | 一种信号生成方法、装置及存储介质 | |
US8761327B2 (en) | Rational clock divider for media timestamps and clock recovery functions | |
CN104579309A (zh) | 互补金属氧化物半导体(cmos)反相器电路装置 | |
CN105720949B (zh) | 占空比检测电路和方法 |