JP2012084123A5 - - Google Patents

Download PDF

Info

Publication number
JP2012084123A5
JP2012084123A5 JP2011161055A JP2011161055A JP2012084123A5 JP 2012084123 A5 JP2012084123 A5 JP 2012084123A5 JP 2011161055 A JP2011161055 A JP 2011161055A JP 2011161055 A JP2011161055 A JP 2011161055A JP 2012084123 A5 JP2012084123 A5 JP 2012084123A5
Authority
JP
Japan
Prior art keywords
memory
saving state
power saving
access request
memory access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2011161055A
Other languages
English (en)
Japanese (ja)
Other versions
JP2012084123A (ja
JP5932261B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2011161055A priority Critical patent/JP5932261B2/ja
Priority claimed from JP2011161055A external-priority patent/JP5932261B2/ja
Publication of JP2012084123A publication Critical patent/JP2012084123A/ja
Publication of JP2012084123A5 publication Critical patent/JP2012084123A5/ja
Application granted granted Critical
Publication of JP5932261B2 publication Critical patent/JP5932261B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2011161055A 2010-09-17 2011-07-22 メモリ制御装置、メモリ制御方法 Expired - Fee Related JP5932261B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2011161055A JP5932261B2 (ja) 2010-09-17 2011-07-22 メモリ制御装置、メモリ制御方法

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2010209418 2010-09-17
JP2010209418 2010-09-17
JP2011161055A JP5932261B2 (ja) 2010-09-17 2011-07-22 メモリ制御装置、メモリ制御方法

Publications (3)

Publication Number Publication Date
JP2012084123A JP2012084123A (ja) 2012-04-26
JP2012084123A5 true JP2012084123A5 (enExample) 2014-09-04
JP5932261B2 JP5932261B2 (ja) 2016-06-08

Family

ID=45818779

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2011161055A Expired - Fee Related JP5932261B2 (ja) 2010-09-17 2011-07-22 メモリ制御装置、メモリ制御方法

Country Status (2)

Country Link
US (1) US8856465B2 (enExample)
JP (1) JP5932261B2 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7159002B2 (ja) * 2018-10-26 2022-10-24 キヤノン株式会社 動作停止信号に従って動作停止状態となり、且つ、少なくとも動作停止信号が入力されていないことを条件に省電力モードに移行可能なデバイスを備える情報処理装置
US10698846B2 (en) * 2018-11-07 2020-06-30 Realtek Semiconductor Corporation DDR SDRAM physical layer interface circuit and DDR SDRAM control device
JP7292044B2 (ja) * 2019-02-07 2023-06-16 キヤノン株式会社 制御装置および制御方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5664089A (en) * 1994-04-26 1997-09-02 Unisys Corporation Multiple power domain power loss detection and interface disable
JP2647035B2 (ja) 1994-11-30 1997-08-27 日本電気株式会社 バス制御回路
WO2006001245A1 (ja) * 2004-06-24 2006-01-05 Matsushita Electric Industrial Co., Ltd. 低バンド幅で局所集中アクセスを保証する調停装置、調停方法、及び調停装置を含む動画処理装置
US7581073B2 (en) * 2006-08-09 2009-08-25 International Business Machines Corporation Systems and methods for providing distributed autonomous power management in a memory system
JP5104123B2 (ja) * 2007-08-17 2012-12-19 富士通セミコンダクター株式会社 半導体メモリ
US9842068B2 (en) * 2010-04-14 2017-12-12 Qualcomm Incorporated Methods of bus arbitration for low power memory access

Similar Documents

Publication Publication Date Title
US9372526B2 (en) Managing a power state of a processor
JP6840145B2 (ja) 高速メモリインタフェースのためのコマンドアービトレーション
WO2008136332A1 (ja) メモリアクセス制御装置
JP2019525271A5 (enExample)
TW200739357A (en) A DMA controller with multiple intra-channel software request support
CN109219806A (zh) 低功率存储器节流
IL185067A0 (en) Flow control method to improve data transfer via a switch matrix
JP2013504810A5 (enExample)
US20180357009A1 (en) Memory control circuit and memory control method
CN102750257A (zh) 基于访问信息调度的片上多核共享存储控制器
JP2010021793A (ja) 半導体集積回路装置および消費電力制御方法
JP2012084123A5 (enExample)
CN102609380A (zh) 基于axi总线的sdram控制器写数据快速响应方法
GB201302920D0 (en) Managing a storage device using a hybrid controller
EP2793137A3 (en) Semiconductor Device and Processor System including the Same
JP2017045199A5 (ja) 情報処理装置
JP2010211864A5 (enExample)
JP5932261B2 (ja) メモリ制御装置、メモリ制御方法
JP2014016730A5 (enExample)
JP2003281080A (ja) データ転送制御装置
JP2012252653A5 (enExample)
CN102279836A (zh) 一种物理多分区计算机体系结构的时序控制方法
TW200715122A (en) Arbitration scheme for shared memory device
CN102521199A (zh) 一种基于numa的物理多分区计算机体系结构的时序控制方法
JP2006293950A (ja) プロセッサ制御装置