JP2012074433A - 半導体装置及び半導体装置の製造方法 - Google Patents

半導体装置及び半導体装置の製造方法 Download PDF

Info

Publication number
JP2012074433A
JP2012074433A JP2010216494A JP2010216494A JP2012074433A JP 2012074433 A JP2012074433 A JP 2012074433A JP 2010216494 A JP2010216494 A JP 2010216494A JP 2010216494 A JP2010216494 A JP 2010216494A JP 2012074433 A JP2012074433 A JP 2012074433A
Authority
JP
Japan
Prior art keywords
electrode
semiconductor device
semiconductor chip
bonding
post
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2010216494A
Other languages
English (en)
Other versions
JP5659663B2 (ja
Inventor
Yuji Iizuka
祐二 飯塚
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP2010216494A priority Critical patent/JP5659663B2/ja
Priority to US13/200,377 priority patent/US20120074563A1/en
Publication of JP2012074433A publication Critical patent/JP2012074433A/ja
Application granted granted Critical
Publication of JP5659663B2 publication Critical patent/JP5659663B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K1/00—Soldering, e.g. brazing, or unsoldering
    • B23K1/0008—Soldering, e.g. brazing, or unsoldering specially adapted for particular articles or work
    • B23K1/0016—Brazing of electronic components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0263—High current adaptations, e.g. printed high current conductors or using auxiliary non-printed means; Fine and coarse circuit patterns on one circuit board
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/328—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by welding
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4046—Through-connections; Vertical interconnect access [VIA] connections using auxiliary conductive elements, e.g. metallic spheres, eyelets, pieces of wire
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K2101/00—Articles made by soldering, welding or cutting
    • B23K2101/36—Electric or electronic devices
    • B23K2101/40—Semiconductor devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13139—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/13164—Palladium [Pd] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/13169—Platinum [Pt] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
    • H01L2224/26122—Auxiliary members for layer connectors, e.g. spacers being formed on the semiconductor or solid-state body to be connected
    • H01L2224/26145—Flow barriers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29339—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29344—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29347—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29363—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/29364—Palladium [Pd] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29363—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/29369—Platinum [Pt] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73253—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81053—Bonding environment
    • H01L2224/81095—Temperature settings
    • H01L2224/81096—Transient conditions
    • H01L2224/81097—Heating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81192—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812—Applying energy for connecting
    • H01L2224/81201—Compression bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812—Applying energy for connecting
    • H01L2224/8121—Applying energy for connecting using a reflow oven
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/8184—Sintering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81905—Combinations of bonding methods provided for in at least two different groups from H01L2224/818 - H01L2224/81904
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8384—Sintering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49833—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/1026—Compound semiconductors
    • H01L2924/1027—IV
    • H01L2924/10272—Silicon Carbide [SiC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/1026—Compound semiconductors
    • H01L2924/1032—III-V
    • H01L2924/1033—Gallium nitride [GaN]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1203—Rectifying Diode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H01L2924/13055—Insulated gate bipolar transistor [IGBT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/02—Fillers; Particles; Fibers; Reinforcement materials
    • H05K2201/0203—Fillers and particles
    • H05K2201/0206—Materials
    • H05K2201/0224—Conductive particles having an insulating coating
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/02—Fillers; Particles; Fibers; Reinforcement materials
    • H05K2201/0203—Fillers and particles
    • H05K2201/0242—Shape of an individual particle
    • H05K2201/0257—Nanoparticles
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007—Types of components
    • H05K2201/10166—Transistor
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007—Types of components
    • H05K2201/10174—Diode
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227—Other objects, e.g. metallic pieces
    • H05K2201/10295—Metallic connector elements partly mounted in a hole of the PCB
    • H05K2201/10303—Pin-in-hole mounted pins
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/04—Soldering or other types of metallurgic bonding
    • H05K2203/0425—Solder powder or solder coated metal powder

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Mechanical Engineering (AREA)
  • Wire Bonding (AREA)
  • Die Bonding (AREA)

Abstract

【課題】ポスト状の電極を用いて大電流を通電した際の熱ストレスを緩和するとともに、このポスト状電極を確実に半導体チップの電極に接合できる半導体装置を提供する。
【解決手段】半導体チップ１のおもて面電極とポスト電極１５との接合面の少なくとも一方に、有機被膜で保護された金属粒子を塗布し、前記半導体チップのおもて面電極とポスト電極１５との間を加圧するとともに加熱して、前記有機被膜を破壊して前記金属粒子を露出させてこの金属粒子を活性接合させて、前記おもて面電極とポスト電極とを接合する。
【選択図】図１

Description

この発明は、パワー半導体デバイスを用いた半導体装置とその製造方法に関するものである。
パワー半導体デバイスは、半導体モジュールに組み込まれて半導体装置を構成し、電力変換装置のスイッチングデバイスとして用いられる。
半導体装置としての半導体モジュールの構造を図５に示す。
図５において、良伝導体の材質で作られたヒートシンク（放熱ベース）３の上に絶縁基板２を固着している。絶縁基板２は、セラミック基板２ｂの一方の面（裏面）に裏面側パターン２ａが、他方の面（おもて面）に導体パターン２ｃが形成されていて、裏面側パターン２ａがヒートシンクに接合されている。
パワー半導体デバイスとしての半導体チップ１は、その裏面電極が絶縁基板２の導体パターン２ｃに接合される。半導体チップ１のおもて面電極は、アルミワイヤ５を介して絶縁基板２の導体パターン２ｃや図示しない外部導出端子に接続される。
そして、この半導体チップ１、絶縁基板２、ヒートシンク３の接合体は、樹脂ケース６に格納され、放熱フィン４に組み付けられる。
近年、省電力を志向した再生可能な発電設備が普及しつつあり、このような発電設備に適用する電力変換装置へのニーズが高まっている。そして、この電力変換装置に用いられる半導体モジュールには、大容量化が求められている。
図５に示した半導体モジュールでは、半導体チップ１のおもて面電極と導体パターンあるいは外部導出端子との接続にはアルミワイヤ５が用いられている。図５の半導体モジュールを上記の電力変換装置に適用した場合、大電流通電動作時の信頼性は、アルミワイヤ５などの配線材と半導体チップ１との接合強度で律速される。
特に、近年適用が進む高温動作可能な化合物半導体の適用においては、特に半導体チップ１の高温動作に耐える接合構造が求められる。
そこで、半導体チップのおもて面電極と外部導出端子との接続に、図５のようなアルミワイヤに代えて、絶縁性の部材にポスト状の電極を形成した接続部材を用いることが提案されている（特許文献１，２参照）
特開２００６−２３７４２９号公報（図１など） 特開２００９−６４８５２号公報（図１など）
図５に示した半導体モジュールでは、アルミワイヤを用いているため、大電流を通電したときにアルミニウムワイヤが発熱する。この発熱によりアルミニウムワイヤと半導体チップ１のおもて面電極との接合箇所に、両者の熱膨張係数の相違に伴うストレスが印加されるという問題がある。
また、特許文献１，２に記載された構成においては、ポスト状の電極を半導体チップのおもて面電極に確実に接合するのが難しいという課題がある。
本発明の目的は、ポスト状の電極を用いて大電流を通電した際の熱ストレスを緩和するとともに、このポスト状電極を確実に半導体チップの電極に接合できる半導体装置とその製造方法を提供することにある。
本発明では、半導体チップのおもて面電極にポスト電極を接合するにあたり、前記半導体チップのおもて面電極とポスト電極との接合面の少なくとも一方に、有機被膜で保護された金属粒子を塗布し、前記半導体チップのおもて面電極とポスト電極との間を加圧するとともに加熱して、前記有機被膜を破壊して前記金属粒子を露出させてこの金属粒子を活性接合させて、前記おもて面電極とポスト電極とを接合するものとする。
そして、前記活性接合した金属粒子の接合層を第１の接合層とし、前記第１の接合層の周囲に、前記加熱より高温の再加熱によって液相化する接合材を液相化させて、前記半導体チップのおもて面電極，前記ポスト電極，前記第１の接合層に接合する第２の接合層を形成するものとする。
さらに、前記再加熱によって液相化する接合材は鉛を含まないハンダ材であり、前記再加熱の温度は、前記ハンダ材の固相線温度より高い温度とする。
本発明によれば、半導体装置の生産性を損なわず、電力変換装置の大容量化を効率良く行うことができる。
第１の実施例を示す図である。 第２の実施例を示す図である。 第３の実施例を示す図である。 第２，第３の実施例における後加熱後の状態を示す図である。 従来例を示す図である。
以下、図に沿って本発明を実施するための最良の形態を説明する。
（実施例１）
図１はこの発明の第１の実施例を示す図である。図１（ａ）は全体の構成を、同図（ｂ）は、同図（ａ）の点線で囲んだ領域Ａの拡大図である。図１において、１は半導体チップであって、接合材１０を介して絶縁基板の導体パターン２ｃに接合されている。絶縁基板の絶縁層については図示を省略した。
ここで、半導体チップとしては、ＩＧＢＴやＭＯＳＦＥＴなどのスイッチング素子や、フリーホイーリングダイオード（FWD）などがある。また、これらの半導体チップは、シリコン基板に形成したものの他、炭化珪素（ＳｉＣ）基板や窒化ガリウム（ＧａＮ）基板などの化合物基板上に形成したものなどを用いることができる。
９は配線基板の絶縁層であり、その少なくとも一方の面には導体パターン１１が形成されている。配線基板にはスルーホールが形成されていて、スルーホールには導電体のポスト電極１５が設けられている。ポスト電極１５は導体パターン１１に接続される。図１に示したポスト電極は、共通の導体パターン１１に接続されているが、回路構成に応じて、別の導体パターン１１に接続することもできる。
また、図１の例では、スルーホールの側面にも導体パターン１１が形成されていて、導体パターン１１とポスト電極１５との接続を確実に行なっている。
１３は、ポスト電極１５と半導体チップ１のおもて面電極（図示せず）とを接合するための接合材である。接合層１３は、直径が数ｎｍ〜数１００ｎｍ程度の極めて微細な金属粒子が固相間で活性接合した接合層である。
次に、図１に示した、半導体装置の製造方法について説明する。
まず絶縁基板の導体パターン２ｃ上に接合材１０を介して半導体チップ１を固着する。そして、半導体チップのおもて面電極上の所定箇所もしくは、配線基板の金属ポストの半導体チップとの接合箇所、あるいはその双方に、接合層１３となる接合材１３’を塗布する（未硬化の接合材１３’の状態は図示せず）。
この接合材１３’は、直径が数ｎｍ〜数１００ｎｍ程度の極めで微細な金属粒子と、個々の粒子の表面を保護する有機被膜（表面保護膜）と、接合材１３’の取り扱いを容易とするための揮発性のバインダー材から構成される。接合材１３’は、接合前（加熱前）の状態では、例えばクリーム状であるので、ディスペンサなどを用いて、接合部の所望箇所に所望量を滴下（もしくは描画）することができる。
本実施例においては、半導体チップ１のおもて面電極の表面もしくはポスト電極１５の半導体チップとの接合箇所、あるいはその双方に、接合材１３’を塗布する。
次に、ポスト電極１５半導体チップ１のおもて面電極上に来るように位置あわせをして配線基板を半導体チップ１上に載置する。
続いて、配線基板もしくはポスト電極１５に加重を印加し、ポスト電極１５と半導体チップ１のおもて面電極との間の接合材１３’を加圧する。そして、この状態で炉に入れて、あるいは局所的に加熱して、接合箇所を２００℃〜２５０℃に加熱する。
加熱により、接合材１３’のバインダー成分が揮発し、さらに、金属粒子の表面保護膜が加熱分解して金属粒子の表面が露出する。この金属粒子は、加熱によって表面保護膜が分解されると金属粒子の表面が露出し、活性化した金属粒子同士、および金属粒子と、ポスト電極１５，半導体チップのおもて面電極との間で溶着，焼結 が進行し粒子表面の接合活性が向上する。すなわち、緻密な固相間の活性接合を利用して、稠密な接合膜１３を形成する。
この金属粒子は、Ａｕ，Ａｇ，Ｃｕ，Ｐｄ，Ｐｔなどの貴金属に分類される純物質でも、Ａｇ−Ｐｄ，Ａｕ−Ｓｉ，Ａｕ−Ｇｅ，Ａｕ−Ｃｕなどの合金組成のどちらでもよい。
例えば、貴金属の純物質の場合、上記のように２００℃〜２５０℃の加熱で強固な接合層（焼結層）を形成することができるが、一旦接合した後は、その金属元来の融点（８００〜１１００℃程度）の耐熱性を有する構造となる。また、合金組成の場合も同様に、接合後は、２８０℃〜７００℃程度の耐熱性を有する構成となる。
なお、半導体チップ１のおもて面電極とポスト電極と接合する工程で２００℃〜２５０℃に加熱されるため、半導体チップ１を絶縁基板の導体パターンに接合に使用する接合材１０は、この加熱に堪えられるような材料を用いる。
このようにして、半導体チップ１とポスト電極とを強固に接合することができる。
（変形例１）
上記の第１の実施例では、半導体チップ１を絶縁基板の導体パターンに接合した後に、半導体チップ１のおもて面電極とポスト電極とを金属粒子によって接合したが、半導体チップ１の裏面電極（図示せず）絶縁基板の導体パターン２ｃとの接合にも適用することができる。
すなわち、図１の接合材１０にも接合材１３’を用いることができる。まず、絶縁基板の導体パターン２ｃの所望の位置に接合材１３’を塗布して半導体チップ１を載置する。続いて、半導体チップ１のおもて面電極にも接合材１３’を塗布し、ポスト電極の位置を合わせて配線基板を載置する。そして、配線基板（またはポスト電極）に加重を印加し、
絶縁基板の導体パターン２ｃと半導体チップ１の裏面電極との間、及び半導体チップ１のおもて面電極とポスト電極との間の接合材１３’を同時に焼結させて接合層を形成するようにしてもよい。
（実施例２）
図２は、この発明の第２の実施例を示す図である。図２（ａ）は全体の構成を、同図（ｂ）は、同図（ａ）の点線で囲んだ領域Ｂの拡大図である。図１に示した第１の実施例と共通する部分には同じ符号を付して、詳しい説明は省略する。
図１に示した例との相違点は、ポスト電極の露出した側面に、予め第２接合材１２を設けている点である。
半導体チップ１は、絶縁基板２の導体パターン２ｃに固着される。そして、半導体チップ１のおもて面電極に第１の接合材１３’を塗布し、第１の実施例と同様に、半導体チップ１のおもて面電極とポスト電極との間に接合層１３を形成して両者を接合する。
図２に示す第２の接合材１２は、例えば、Ｓｎ−Ａｇ，Ｓｎ−Ａｇ−Ｃｕ，Ｓｎ−Ｓｂ，Ｂｉ，Ｂｉ−Ａｇ，Ｂｉ−Ｃｕなどの非鉛系ハンダとして一般的なペースト材を用いる。
このような第２の接合材１２をポスト電極の露出した側面に予め塗布しておく。そして、第１の接合材による上記の接合が完了した後、今度は非加圧の状態で２６０℃〜３３０℃の加熱を行なうべく、リフロー通炉を行う。
第２の接合材１２は、リフロー加熱により液相化し、ポスト電極の側面を伝って、第１の接合材１３’による接合層１３の部分の側面にぬれ広がる。
図４は、この発明の第２の実施例と、後述の第３の実施例における接合後の様子を示す図であり、図４（ａ）は全体の構成を、同図（ｂ）は、同図（ａ）の点線で囲んだ領域Ｄの拡大図である。
図４に示すように、第２の接合材１２は、リフロー加熱により液相化し、ポスト電極の側面を伝ってフィレット状の端部保持構造を形成する。この第２の接合材１２により、接合層１３の結合が疎（ポーラス）な部分に浸透する。そして、接合層１３，ポスト電極１５,半導体チップ１が接合材１２によって一体化されるため、結合が強化された構造となる。
なお、第２の接合材１２上記のように非鉛系ハンダを用い、ペースト状のハンダを塗布してもよいし、導体パターン１１の表面膜としてスパッタもしくはメッキなどで予め形成しておいてもよい。
（実施例３）
図３は、この発明の第３の実施例を示す図である。図３（ａ）は全体の構成を、同図（ｂ）は、同図（ａ）の点線で囲んだ領域Ｃの拡大図である。図２に示した第２の実施例と共通する部分には同じ符号を付して、詳しい説明は省略する。
図２に示した例との相違点は、第２の接合材を半導体チップのおもて面電極上に塗布した点である。この第２の接合材は、第２の実施例と同様に非鉛系のハンダである。
そのほかは、第２の実施例と同様に、半導体チップ１のおもて面電極に第１の接合材１３’を塗布し、第１の実施例と同様に、半導体チップ１のおもて面電極とポスト電極との間に接合層１３を形成して両者を接合する。
そして、第１の接合材による上記の接合が完了した後、今度は非加圧の状態で２６０℃〜３３０℃の加熱を行なうべく、リフロー通炉を行う。
第２の接合材１２は、リフロー加熱により液相化し、半導体チップ１のおもて面電極上を濡れ広がって図４に示すように、第１の接合材１３’による接合層１３の部分の側面にぬれ広がるとともに、フィレット状の端部保持構造を形成する。この第２の接合材１２により、接合層１３の結合が疎（ポーラス）な部分に含浸する。そして、接合層１３，ポスト電極１５,半導体チップ１が接合材１２によって合一体化されるため、結合が強化された構造となる。
なお、第２の接合材１２上記のように非鉛系ハンダを用い、ペースト状のハンダを塗布してもよいし、導体パターン１１の表面膜としてスパッタもしくはメッキなどで予め形成しておいてもよい。
ここで、上記の第２，第３の実施例について、第１の接合材１３に純銀（Ａｇ）の粒子を用いた例を説明する。
純銀の粒子を用いた接合材は、現在実用化が進んでいて、直径が数ｎｍ〜数１００ｎｍの純銀粒子（ナノ粒子）を用いている。
この純銀の粒子を用いた接合材を用いた場合、半導体チップのおもて面電極とポスト電極との接合には、接合部を２５０℃付近まで加熱する。これにより純銀の粒子（ナノ粒子）間の粉体結合（焼結）が形成される。
第１の実施例のように、純銀粒子のみの接合であっても、半導体チップのおもて面電極とポスト電極とは強固に接合されている。
しかしながら、接合層１３の周辺部分に疎な欠陥が存在する場合がある。
そこで、第２，第３の実施例のように、第２の接合材として、Ｂｉ−２．５Ａｇなどの融点が２７１℃の非鉛ハンダを、予めポスト電極の側面もしくは半導体チップのおもて面電極に塗布しておき、接合層１３による接合後、上記のハンダを溶融させて液相接合を行えば、ポスト電極の側面もしくは半導体チップのおもて面電極に膜状に濡れ広がる。そして、接合層１３のポーラスな欠陥に溶融したハンダが浸透拡散する。さらに、Ａg粒子とハンダとの界面において、両者の金属間接合を形成するので、接合層１３で接合された一体化の状態をさらに強化する構造となる。
なお、図１〜４の各例において、１６は半導体チップの表面に形成されたパッシベーション層もしくはレジスト層である。
特に図２〜４に示す例では、溶融した第２の接合材としてのハンダが意図しない箇所に付着するのを防ぐハンダダムとして機能する。
また、上記の図１〜４に図示したように、ポスト電極１５の、半導体チップのおもて面電極側の面について、端部を面取りしている。このように、面取りを行なうことで、接合材１３’を挟んでポスト電極１５と半導体チップのおもて面電極側の面との間を加圧したときの加圧力が、接合面に集中しやすくなる。加圧力が集中することで、ポスト電極１５と半導体チップのおもて面電極側の面との間の接合をより強固なものとすることができる。
特に、図２〜４に示す例では、溶融した第２の接合材としてのハンダがポスト電極１５に這い上がりやすくなり、ハンダフィレットを形成し、ポスト電極１５と半導体チップのおもて面電極側の面との間の接合をより強固なものとすることができる。
１：半導体チップ
２：絶縁基板
２ｃ：導体パターン
１０：接合材
１１：導体パターン
１２：第２の接合材
１３：接合層
１５：ポスト電極

Claims (8)

  1. 半導体チップのおもて面電極と、ポスト電極とを、活性結合した金属粒子層を介して接合したことを特徴とする半導体装置。
  2. 請求項１に記載の半導体装置において、前記金属粒子層の周囲をハンダで覆うことを特徴とする半導体装置。
  3. 請求項１に記載の半導体装置において、前記金属粒子は、Ag, Pd, Cu, Au, Ag-Cu, Ag-Pd, Au-Si, Au-Geの少なくとも１種類から選択した金属粉体であることを特徴とする半導体装置。
  4. 請求項２に記載の半導体装置において、前記ハンダは、Sn, Sn-Ag, Sn-Ag-Cu, Sn-Sb, Bi, Bi-Ag, Bi-Cu, Bi-Ag-Sbの少なくとも１種類から選択した鉛をふくまないハンダ材であること特徴とした半導体装置。
  5. 半導体チップのおもて面電極にポスト電極を接合してなる半導体装置の製造方法において、
    前記半導体チップのおもて面電極とポスト電極との接合面の少なくとも一方に、有機被膜で保護された金属粒子を塗布し、前記半導体チップのおもて面電極とポスト電極との間を加圧するとともに加熱して、前記有機被膜を破壊して前記金属粒子を露出させてこの金属粒子を活性接合させて、前記おもて面電極とポスト電極とを接合することを特徴とする半導体装置の製造方法。
  6. 請求項５に記載の半導体装置の製造方法において、前記活性接合した金属粒子の接合層を第１の接合層とし、前記第１の接合層の周囲に、前記加熱より高温の再加熱によって液相化する接合材を液相化させて、前記半導体チップのおもて面電極，前記ポスト電極，前記第１の接合層に接合する第２の接合層を形成することを特徴とする半導体装置の製造方法。
  7. 請求項６に記載の半導体装置の製造方法において、前記再加熱によって液相化する接合材は鉛を含まないハンダ材であり、前記再加熱の温度は、前記ハンダ材の固相線温度より高いことを特徴とする半導体装置の製造方法。
  8. 請求項６または請求項７のいずれか一項に記載の半導体装置の製造方法において、前記前記再加熱によって液相化する接合材は、前記ポスト電極の前記第１の接合層で接合される部位以外の露出部または前記半導体チップのおもて面電極の前記第１の接合層で接合される部位以外の露出部に予め配置しておき、前記再加熱によって溶融させることを特徴とする半導体装置の製造方法。
JP2010216494A 2010-09-28 2010-09-28 半導体装置及び半導体装置の製造方法 Expired - Fee Related JP5659663B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2010216494A JP5659663B2 (ja) 2010-09-28 2010-09-28 半導体装置及び半導体装置の製造方法
US13/200,377 US20120074563A1 (en) 2010-09-28 2011-09-23 Semiconductor apparatus and the method of manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2010216494A JP5659663B2 (ja) 2010-09-28 2010-09-28 半導体装置及び半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JP2012074433A true JP2012074433A (ja) 2012-04-12
JP5659663B2 JP5659663B2 (ja) 2015-01-28

Family

ID=45869823

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010216494A Expired - Fee Related JP5659663B2 (ja) 2010-09-28 2010-09-28 半導体装置及び半導体装置の製造方法

Country Status (2)

Country Link
US (1) US20120074563A1 (ja)
JP (1) JP5659663B2 (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013239486A (ja) * 2012-05-11 2013-11-28 Hitachi Ltd 半導体装置及びその製造方法
JP2014127536A (ja) * 2012-12-26 2014-07-07 Hitachi Power Semiconductor Device Ltd 複数の半導体素子を有する半導体装置
JP2018147941A (ja) * 2017-03-02 2018-09-20 三菱電機株式会社 パワーモジュール

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6163838B2 (ja) * 2013-04-05 2017-07-19 富士電機株式会社 加圧加熱接合構造及び加圧加熱接合方法
EP3195707B1 (en) 2014-08-12 2021-05-19 Advanced Bionics AG Methods for connecting a wire to a feedthrough pin and apparatus including the same
JP6717103B2 (ja) * 2016-08-03 2020-07-01 株式会社豊田自動織機 半導体モジュール
WO2018057024A1 (en) * 2016-09-26 2018-03-29 Intel Corporation Sintered silver heat exchanger for qubits
US10833474B2 (en) * 2017-08-02 2020-11-10 Nlight, Inc. CTE-matched silicon-carbide submount with high thermal conductivity contacts
DE102022212323A1 (de) * 2022-11-18 2024-05-23 Vitesco Technologies Germany Gmbh Leistungselektronikmodul, Verfahren zum Herstellen eines Leistungselektronikmoduls

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003017531A (ja) * 2001-07-02 2003-01-17 Toshiba Corp 半導体装置
JP2007110001A (ja) * 2005-10-17 2007-04-26 Fuji Electric Holdings Co Ltd 半導体装置
JP2008021883A (ja) * 2006-07-13 2008-01-31 Murata Mfg Co Ltd 多層セラミック電子部品、多層セラミック基板、および多層セラミック電子部品の製造方法
JP2009064852A (ja) * 2007-09-05 2009-03-26 Okutekku:Kk 半導体装置及び半導体装置の製造方法
JP2010140928A (ja) * 2008-12-09 2010-06-24 Shinkawa Ltd 半導体装置ならびに半導体ダイの実装方法

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3716347A (en) * 1970-09-21 1973-02-13 Minnesota Mining & Mfg Metal parts joined with sintered powdered metal
US4325734A (en) * 1980-03-27 1982-04-20 Mcgraw-Edison Company Method and apparatus for forming compact bodies from conductive and non-conductive powders
GB2107628B (en) * 1981-10-17 1985-08-21 Rolls Royce Improvements in or relating to filling fissures in metal articles
US5156321A (en) * 1990-08-28 1992-10-20 Liburdi Engineering Limited Powder metallurgy repair technique
WO1997012718A1 (en) * 1995-10-06 1997-04-10 Brown University Research Foundation Soldering methods and compositions
US6520401B1 (en) * 2001-09-06 2003-02-18 Sermatech International, Inc. Diffusion bonding of gaps
US7138598B2 (en) * 2003-12-01 2006-11-21 General Motors Corporation Apparatus and method for accommodating part mismatch during joining
US8257795B2 (en) * 2004-02-18 2012-09-04 Virginia Tech Intellectual Properties, Inc. Nanoscale metal paste for interconnect and method of use
JP2006224139A (ja) * 2005-02-17 2006-08-31 Kanto Yakin Kogyo Co Ltd 金属多孔体の利用方法
WO2007034833A1 (ja) * 2005-09-21 2007-03-29 Nihon Handa Co., Ltd. ペースト状銀粒子組成物、固形状銀の製造方法、固形状銀、接合方法およびプリント配線板の製造方法
JP5151150B2 (ja) * 2006-12-28 2013-02-27 株式会社日立製作所 導電性焼結層形成用組成物、これを用いた導電性被膜形成法および接合法
JP4872663B2 (ja) * 2006-12-28 2012-02-08 株式会社日立製作所 接合用材料及び接合方法
JP4873160B2 (ja) * 2007-02-08 2012-02-08 トヨタ自動車株式会社 接合方法
DK2042260T3 (en) * 2007-09-28 2014-03-17 Heraeus Materials Tech Gmbh METHOD AND FIT FOR ESTABLISHING CONTACT BETWEEN METAL SURFACES
US7821130B2 (en) * 2008-03-31 2010-10-26 Infineon Technologies Ag Module including a rough solder joint

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003017531A (ja) * 2001-07-02 2003-01-17 Toshiba Corp 半導体装置
JP2007110001A (ja) * 2005-10-17 2007-04-26 Fuji Electric Holdings Co Ltd 半導体装置
JP2008021883A (ja) * 2006-07-13 2008-01-31 Murata Mfg Co Ltd 多層セラミック電子部品、多層セラミック基板、および多層セラミック電子部品の製造方法
JP2009064852A (ja) * 2007-09-05 2009-03-26 Okutekku:Kk 半導体装置及び半導体装置の製造方法
JP2010140928A (ja) * 2008-12-09 2010-06-24 Shinkawa Ltd 半導体装置ならびに半導体ダイの実装方法

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013239486A (ja) * 2012-05-11 2013-11-28 Hitachi Ltd 半導体装置及びその製造方法
JP2014127536A (ja) * 2012-12-26 2014-07-07 Hitachi Power Semiconductor Device Ltd 複数の半導体素子を有する半導体装置
JP2018147941A (ja) * 2017-03-02 2018-09-20 三菱電機株式会社 パワーモジュール

Also Published As

Publication number Publication date
JP5659663B2 (ja) 2015-01-28
US20120074563A1 (en) 2012-03-29

Similar Documents

Publication Publication Date Title
JP5659663B2 (ja) 半導体装置及び半導体装置の製造方法
JP6061248B2 (ja) 接合方法及び半導体モジュールの製造方法
JP2012099779A (ja) 焼成接合を用いたパワーモジュール及びその製造方法
US9815146B2 (en) Paste for joining components of electronic modules, system and method for applying the paste
JP4539980B2 (ja) 半導体装置およびその製造方法
JP5578326B2 (ja) リード部品及びその製造方法、並びに半導体パッケージ
CN102917835A (zh) 接合材料、接合材料的制造方法以及接合结构的制造方法
JP5642336B2 (ja) 半導体装置およびその製造方法
AU2009331707A1 (en) Electrical or electronic composite component and method for producing an electrical or electronic composite component
JP5968046B2 (ja) 半導体装置および半導体装置の製造方法
JP5936407B2 (ja) パワーモジュール製造方法
JP3627591B2 (ja) パワー半導体モジュールの製造方法
CN103769764A (zh) 一种软钎焊的焊片和功率模块组装结构
JP5657145B2 (ja) 半導体装置
JP2006066716A (ja) 半導体装置
JP6399906B2 (ja) パワーモジュール
JP4877046B2 (ja) 半導体装置およびその製造方法
JP5018250B2 (ja) 半導体装置およびその製造方法
TWI709201B (zh) 用於晶粒附著的焊料及方法
JP6561886B2 (ja) ヒートシンク付パワーモジュール用基板の製造方法
JP4973109B2 (ja) 半導体装置の製造方法
KR102428494B1 (ko) 반도체 모듈의 접합층, 반도체 모듈 및 그 제조 방법
JP2004281930A (ja) 熱電変換素子の製造方法
JP5604995B2 (ja) 半導体装置の製造方法
JP2007222939A (ja) ロウ材シートおよびその製造方法ならびに電子部品用パッケージ

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20130712

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20140212

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20140213

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20140404

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20141104

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20141117

R150 Certificate of patent or registration of utility model

Ref document number: 5659663

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees