|
DE102005051417A1
(de)
*
|
2005-10-27 |
2007-05-03 |
X-Fab Semiconductor Foundries Ag |
Simulations- bzw. Layoutverfahren für vertikale Leistungstransistoren mit variierbarer Kanalweite und variierbarer Gate-Drain-Kapazität
|
|
US8273617B2
(en)
|
2009-09-30 |
2012-09-25 |
Suvolta, Inc. |
Electronic devices and systems, and methods for making and using the same
|
|
US8421162B2
(en)
|
2009-09-30 |
2013-04-16 |
Suvolta, Inc. |
Advanced transistors with punch through suppression
|
|
CN102214690A
(zh)
*
|
2010-04-09 |
2011-10-12 |
中国科学院微电子研究所 |
半导体器件及其制作方法
|
|
US8530286B2
(en)
|
2010-04-12 |
2013-09-10 |
Suvolta, Inc. |
Low power semiconductor transistor structure and method of fabrication thereof
|
|
US8569128B2
(en)
|
2010-06-21 |
2013-10-29 |
Suvolta, Inc. |
Semiconductor structure and method of fabrication thereof with mixed metal types
|
|
US8759872B2
(en)
|
2010-06-22 |
2014-06-24 |
Suvolta, Inc. |
Transistor with threshold voltage set notch and method of fabrication thereof
|
|
US8377783B2
(en)
|
2010-09-30 |
2013-02-19 |
Suvolta, Inc. |
Method for reducing punch-through in a transistor device
|
|
US8404551B2
(en)
|
2010-12-03 |
2013-03-26 |
Suvolta, Inc. |
Source/drain extension control for advanced transistors
|
|
JP5404671B2
(ja)
|
2011-02-14 |
2014-02-05 |
株式会社東芝 |
半導体装置
|
|
US8461875B1
(en)
|
2011-02-18 |
2013-06-11 |
Suvolta, Inc. |
Digital circuits having improved transistors, and methods therefor
|
|
US8525271B2
(en)
|
2011-03-03 |
2013-09-03 |
Suvolta, Inc. |
Semiconductor structure with improved channel stack and method for fabrication thereof
|
|
US8400219B2
(en)
|
2011-03-24 |
2013-03-19 |
Suvolta, Inc. |
Analog circuits having improved transistors, and methods therefor
|
|
US8748270B1
(en)
|
2011-03-30 |
2014-06-10 |
Suvolta, Inc. |
Process for manufacturing an improved analog transistor
|
|
US8796048B1
(en)
|
2011-05-11 |
2014-08-05 |
Suvolta, Inc. |
Monitoring and measurement of thin film layers
|
|
US8999861B1
(en)
|
2011-05-11 |
2015-04-07 |
Suvolta, Inc. |
Semiconductor structure with substitutional boron and method for fabrication thereof
|
|
US8811068B1
(en)
|
2011-05-13 |
2014-08-19 |
Suvolta, Inc. |
Integrated circuit devices and methods
|
|
US8569156B1
(en)
|
2011-05-16 |
2013-10-29 |
Suvolta, Inc. |
Reducing or eliminating pre-amorphization in transistor manufacture
|
|
US8735987B1
(en)
|
2011-06-06 |
2014-05-27 |
Suvolta, Inc. |
CMOS gate stack structures and processes
|
|
US8995204B2
(en)
|
2011-06-23 |
2015-03-31 |
Suvolta, Inc. |
Circuit devices and methods having adjustable transistor body bias
|
|
DE112012003083B4
(de)
*
|
2011-07-22 |
2016-09-22 |
Globalfoundries Inc. |
Tunnel-Feldeffekttransistor, Verfahren zur Herstellung und Verwendung
|
|
US8629016B1
(en)
|
2011-07-26 |
2014-01-14 |
Suvolta, Inc. |
Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer
|
|
US8748986B1
(en)
|
2011-08-05 |
2014-06-10 |
Suvolta, Inc. |
Electronic device with controlled threshold voltage
|
|
KR101891373B1
(ko)
|
2011-08-05 |
2018-08-24 |
엠아이이 후지쯔 세미컨덕터 리미티드 |
핀 구조물을 갖는 반도체 디바이스 및 그 제조 방법
|
|
US8614128B1
(en)
|
2011-08-23 |
2013-12-24 |
Suvolta, Inc. |
CMOS structures and processes based on selective thinning
|
|
US8645878B1
(en)
|
2011-08-23 |
2014-02-04 |
Suvolta, Inc. |
Porting a circuit design from a first semiconductor process to a second semiconductor process
|
|
US8713511B1
(en)
|
2011-09-16 |
2014-04-29 |
Suvolta, Inc. |
Tools and methods for yield-aware semiconductor manufacturing process target generation
|
|
US9236466B1
(en)
|
2011-10-07 |
2016-01-12 |
Mie Fujitsu Semiconductor Limited |
Analog circuits having improved insulated gate transistors, and methods therefor
|
|
US8895327B1
(en)
|
2011-12-09 |
2014-11-25 |
Suvolta, Inc. |
Tipless transistors, short-tip transistors, and methods and circuits therefor
|
|
US8819603B1
(en)
|
2011-12-15 |
2014-08-26 |
Suvolta, Inc. |
Memory circuits and methods of making and designing the same
|
|
US8883600B1
(en)
|
2011-12-22 |
2014-11-11 |
Suvolta, Inc. |
Transistor having reduced junction leakage and methods of forming thereof
|
|
US8599623B1
(en)
|
2011-12-23 |
2013-12-03 |
Suvolta, Inc. |
Circuits and methods for measuring circuit elements in an integrated circuit device
|
|
US8970289B1
(en)
|
2012-01-23 |
2015-03-03 |
Suvolta, Inc. |
Circuits and devices for generating bi-directional body bias voltages, and methods therefor
|
|
US8877619B1
(en)
|
2012-01-23 |
2014-11-04 |
Suvolta, Inc. |
Process for manufacture of integrated circuits with different channel doping transistor architectures and devices therefrom
|
|
US9093550B1
(en)
|
2012-01-31 |
2015-07-28 |
Mie Fujitsu Semiconductor Limited |
Integrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making same
|
|
US9406567B1
(en)
|
2012-02-28 |
2016-08-02 |
Mie Fujitsu Semiconductor Limited |
Method for fabricating multiple transistor devices on a substrate with varying threshold voltages
|
|
US8863064B1
(en)
|
2012-03-23 |
2014-10-14 |
Suvolta, Inc. |
SRAM cell layout structure and devices therefrom
|
|
US9299698B2
(en)
|
2012-06-27 |
2016-03-29 |
Mie Fujitsu Semiconductor Limited |
Semiconductor structure with multiple transistors having various threshold voltages
|
|
US8637955B1
(en)
|
2012-08-31 |
2014-01-28 |
Suvolta, Inc. |
Semiconductor structure with reduced junction leakage and method of fabrication thereof
|
|
US9112057B1
(en)
|
2012-09-18 |
2015-08-18 |
Mie Fujitsu Semiconductor Limited |
Semiconductor devices with dopant migration suppression and method of fabrication thereof
|
|
US9041126B2
(en)
|
2012-09-21 |
2015-05-26 |
Mie Fujitsu Semiconductor Limited |
Deeply depleted MOS transistors having a screening layer and methods thereof
|
|
JP5717706B2
(ja)
|
2012-09-27 |
2015-05-13 |
株式会社東芝 |
半導体装置及びその製造方法
|
|
US9431068B2
(en)
|
2012-10-31 |
2016-08-30 |
Mie Fujitsu Semiconductor Limited |
Dynamic random access memory (DRAM) with low variation transistor peripheral circuits
|
|
US8816754B1
(en)
|
2012-11-02 |
2014-08-26 |
Suvolta, Inc. |
Body bias circuits and methods
|
|
US9093997B1
(en)
|
2012-11-15 |
2015-07-28 |
Mie Fujitsu Semiconductor Limited |
Slew based process and bias monitors and related methods
|
|
US9070477B1
(en)
|
2012-12-12 |
2015-06-30 |
Mie Fujitsu Semiconductor Limited |
Bit interleaved low voltage static random access memory (SRAM) and related methods
|
|
US9112484B1
(en)
|
2012-12-20 |
2015-08-18 |
Mie Fujitsu Semiconductor Limited |
Integrated circuit process and bias monitors and related methods
|
|
US9268885B1
(en)
|
2013-02-28 |
2016-02-23 |
Mie Fujitsu Semiconductor Limited |
Integrated circuit device methods and models with predicted device metric variations
|
|
US8994415B1
(en)
|
2013-03-01 |
2015-03-31 |
Suvolta, Inc. |
Multiple VDD clock buffer
|
|
US8988153B1
(en)
|
2013-03-09 |
2015-03-24 |
Suvolta, Inc. |
Ring oscillator with NMOS or PMOS variation insensitivity
|
|
US9299801B1
(en)
|
2013-03-14 |
2016-03-29 |
Mie Fujitsu Semiconductor Limited |
Method for fabricating a transistor device with a tuned dopant profile
|
|
JP6312789B2
(ja)
|
2013-03-14 |
2018-04-18 |
インテル・コーポレーション |
ナノワイヤトランジスタのリーク低減構造
|
|
US9112495B1
(en)
|
2013-03-15 |
2015-08-18 |
Mie Fujitsu Semiconductor Limited |
Integrated circuit device body bias circuits and methods
|
|
US9449967B1
(en)
|
2013-03-15 |
2016-09-20 |
Fujitsu Semiconductor Limited |
Transistor array structure
|
|
JP6083704B2
(ja)
*
|
2013-03-25 |
2017-02-22 |
国立研究開発法人産業技術総合研究所 |
トンネルfetのデバイスシミュレーション方法及びシステム並びにトンネルfetのコンパクトモデル設計方法及びコンパクトモデル
|
|
US9478571B1
(en)
|
2013-05-24 |
2016-10-25 |
Mie Fujitsu Semiconductor Limited |
Buried channel deeply depleted channel transistor
|
|
US8976575B1
(en)
|
2013-08-29 |
2015-03-10 |
Suvolta, Inc. |
SRAM performance monitor
|
|
CN106062967B
(zh)
*
|
2014-03-27 |
2019-12-31 |
英特尔公司 |
具有袋状部的p隧穿场效应晶体管器件
|
|
WO2015147849A1
(en)
*
|
2014-03-28 |
2015-10-01 |
Intel Corporation |
Tunneling field effect transistors with a variable bandgap channel
|
|
US9710006B2
(en)
|
2014-07-25 |
2017-07-18 |
Mie Fujitsu Semiconductor Limited |
Power up body bias circuits and methods
|
|
US9319013B2
(en)
|
2014-08-19 |
2016-04-19 |
Mie Fujitsu Semiconductor Limited |
Operational amplifier input offset correction with transistor threshold voltage adjustment
|
|
KR101792615B1
(ko)
*
|
2016-03-17 |
2017-11-02 |
서울대학교산학협력단 |
비대칭 채널과 게이트 절연막을 갖는 터널링 전계효과 트랜지스터 및 그 제조방법
|
|
US10141436B2
(en)
*
|
2016-04-04 |
2018-11-27 |
Purdue Research Foundation |
Tunnel field effect transistor having anisotropic effective mass channel
|
|
US20180138307A1
(en)
*
|
2016-11-17 |
2018-05-17 |
Globalfoundries Inc. |
Tunnel finfet with self-aligned gate
|
|
CN108807266B
(zh)
*
|
2017-05-03 |
2021-03-09 |
中芯国际集成电路制造(北京)有限公司 |
半导体结构及其形成方法
|
|
US10276679B2
(en)
*
|
2017-05-30 |
2019-04-30 |
Vanguard International Semiconductor Corporation |
Semiconductor device and method for manufacturing the same
|
|
CN109087943A
(zh)
*
|
2017-06-13 |
2018-12-25 |
联华电子股份有限公司 |
隧穿场效晶体管结构与其制作方法
|
|
FR3086101B1
(fr)
|
2018-09-17 |
2022-07-08 |
Ion Beam Services |
Dispositif d'amelioration de la mobilite des porteurs dans un canal de mosfet sur carbure de silicium
|
|
CN115498031B
(zh)
*
|
2022-10-08 |
2025-04-04 |
西安邮电大学 |
一种基于硅基的可调控双栅隧穿场效应晶体管
|